期刊文献+

1.9GHz0.18μm CMOS低噪声放大器的设计 被引量:6

Design of 1.9 GHz 0.18 μm CMOS Low-Noise Amplifier
原文传递
导出
摘要 针对1.9GHzPHS和DECT无线接入系统的应用,提出了一种可工作于1.2V电压的基于源级电感负反馈共源共栅结构而改进的CMOS低噪声放大器,并对其电路结构、噪声及线性特性等主要性能进行分析。并与传统的低噪声放大器进行对比,该电路采用两级放大结构,通过加入电容和电感负反馈可以分别实现低功耗约束下的噪声优化和高的线性度。采用TSMC0.18μm CMOS工艺模型设计与验证,实验结果表明:该低噪声放大器能很好满足要求,且具有1.4dB的噪声系数和好的线性度,输入1dB压缩点-7.8dBm,增益11dB,功耗11mW。 For the application of 1.9 GHz PHS and DECT wireless access system; a modified CMOS low noise amplifier based on cascode stage structure with a inductor degenerative feedback at common source is proposed, which could operate at 1.2 V supply voltages, and some principal performances, including its circuit structure, noise and linearity, are also analyzed. Contrary to the conventional low-noise amplifier, this circuit, by using two-stage amplifier and adding negative feedback inductor, could achieve noise optimization and high linearity under the constraint of low power consumption. The design is done by using TSMC 0.18 μm CMOS technology, and the experiment results show that the proposed low-noise amplifier could satisfy the requirement, and is of a noise figure of 1.4 dB and good linearity, and with an input-referred 1 dB compression point (IP 1 dB) of-7.8 dBm, the power gain is 11 dB, and the power consumption 11 mW.
出处 《通信技术》 2010年第8期76-78,81,共4页 Communications Technology
基金 教育部新世纪优秀人才支持计划计划支持项目(编号:A0160419950120)
关键词 低噪声放大器 噪声系数 负反馈 线性度 low-noise amplifier noise figure negative feedback linearity
  • 相关文献

参考文献5

  • 1封春海,唐学锋,王文骐.WLAN应用的CMOS低噪声放大器设计[J].通信技术,2007,40(4):16-18. 被引量:4
  • 2DONALDL G A.A Noise Optimization Technique for Integrated Low-noise Amplifiers[J].IEEE Journal of Solid-State Circuits, 2002,37(08):994-1002.
  • 3LEETH S. A 1.5 V 1.5 GHz CMOS Low Noise Amplifier[J]. IEEE Journal of Solid-State Circuits, 1997, 32(05) :745-799.
  • 4肖珺,李永明,王志华.低功耗CMOS低噪声放大器的设计[J].微电子学,2006,36(5):670-673. 被引量:12
  • 5MEHENDALE M. Challenges in the Design of Embedded Real-time DSP SoCs[C]//IEEE 17th VLSI Design. India:IEEE, 2004:507-511.

二级参考文献10

  • 1Gramegna G, Paparo M, Erratico P G, et al. A sub-1-dB NF ±2. 3-kV ESD-protected 900-MHz CMOS LNA[J]. IEEEJ Sol Sta Circ, 2001, 36(7), 1010-1017.
  • 2Leroux P, Janssens J, Steyaert M. A 0. 8-dB NF ESD-protected 9-mW CMOS LNA operating at 1. 23GHz[J]. IEEE J Sol Sta Cire, 2002, 37(6): 760-765.
  • 3Lee T H. The design of CMOS radio frequency integrated circuits [M]. Beijing, China: Publishing House of Electronics Industry, 2002. 207-233.
  • 4Andreani P, Sjoland H. Noise optimization of an induetively degenerated CMOS low noise amplifier [J].IEEE Trans Circ and Syst-II: Analog and Digital Signal Processing, 2001, 48(9): 835-841.
  • 5Nguyen T-K, Kim C-H, Ihm G-J, et al. CMOS lownoise amplifier design optimization techniques [J].IEEE Trans Microwave Theo and Tech, 2004, 52(5) :1433-1442.
  • 6Wang Wenqi, et al. CMOS RFIC for Wireless Communication Applications. Journal of Microwaves, Dec. 2001, 17 (5) :28-32
  • 7Shaeffer D K, Lee T H. A 1.5-V 1.5-GHz CMOS low-noise amplifier.IEEE J. Solid-State Circuits, May 1997, 32:745-759
  • 8Jung-Suk Goo, Hee-Tae Ahn, Ladwig D J, et al. A Noise Optimization Technique for Integrated Low-Noise Amplifiers. IEEE J.Solid-State Circuits, August 2002, 37(8):994-1002
  • 9Trung-Kien Nguyen, Chung-Hwan Kim, Oook-Ju Ihm, et al. CMOS Low-Noise Amplifier Design Optimization Techniques. IEEE Transactions on Microwave Theory and Techniques, May 2004, 52(5):1433-1442
  • 10Lee T H. The Design of CMOS Radio-Frequency Integrated Circuits.Cambridge University Press, 1998

共引文献14

同被引文献18

引证文献6

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部