期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

99.1 m W12位40 MSPS流水线A/D转换器 被引量：1

A 99.1 m W12-Bit 40 MSPS Pipelined A/D Converter
原文传递
导出
摘要 设计并实现了一种12位40 MSPS流水线A/D转换器,并在0.18μm HJTC CMOS工艺下流片。芯片工作电压为3.3 V,核心部分功耗为99.1 mW。为优化ADC功耗,采用多位/级的系统结构和套筒式运放结构,并采用逐级按比例缩小的设计方法进一步节省功耗。测试结果表明,A/D转换器的DNL小于0.46 LSB,INL小于0.86 LSB;采样率为40 MSPS时,输入19.1MHz信号,SFDR超过80 dB,SNDR超过65 dB。 A 12-bit 40-MS/s pipelined A/D converter（ADC） was designed and implemented in 0.18-μm HJTC CMOS process.The core circuit drew 99.1 mW of power from 3.3 V supply.Multi-bit/stage architecture and telescope OTA were adopted to optimize power consumption of the ADC.For further power reduction,capacitor sizes and OTA current were scaled down stage by stage.Test results showed that the ADC,which is calibration-free,had a DNL less than 0.46 LSB,an INL below 0.86 LSB,an SNDR above 65 dB,and SFDR above 80 dB at Nyquist input frequency of 40 MSPS.
作者 殷秀梅 赵南 杨华中
机构地区 清华大学电子工程系
出处 《微电子学》 CAS CSCD 北大核心 2010年第4期497-502,共6页 Microelectronics
关键词 A/D转换器 流水线 CMOS A/D converter Pipeline CMOS
分类号 TN792 [电子电信—电路与系统]
  • 相关文献

参考文献14

  • 1Texas Instruments.Medical Applications Guide[EB/OL].http://www.ti.com/medical,2009.
  • 2YANG W H,KELLY D,MEHR I,et al.A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input[J].IEEE J Sol Sta Circ,2001,36(12):1931-1936.
  • 3MEHR I,SINGER L.A 55-mW,10-bit,40-M sample/s Nyquist-rate CMOS ADC[J].IEEE J Sol Sta Circ,2000,35(3):318-325.
  • 4SINGH P N,KUMAR A,DEBNATH C,et al.20 mW,125 MSPS,10 bit pipelined ADC in 65 nm standard digital CMOS process[C] // CICC Dig Tech Papers.San Jose,CA,USA.2007:189-192.
  • 5BARDSLEY S,DILLON C,KUMMARAGUNTLA R,et al.A 100-dB SFDR 80-MS/s 14-bit 0.35-μm BiCMOS pipeline ADC[J].IEEE J Sol Sta Circ,2006,41(9):2144-2153.
  • 6AHMED M A,DILLON A C,SNEED R,et al.A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter[J].IEEE J Sol Sta Circ,2006,41(8):1846-1855.
  • 7LEE B-G,MIN B-M,MANGANARO G,et al.14 b 100 MS/s pipelined ADC with a merged SHA and first MDAC[J].IEEE J Sol Sta Circ,2008,43(12):2613-2619.
  • 8杨斌,殷秀梅,杨华中.一种高速高精度采样/保持电路[J].Journal of Semiconductors,2007,28(10):1642-1646. 被引量：7
  • 9MIN B-M,KIM P,BOWMAN F W,et al.A 69-mW 10-bit 80-MS/s pipelined CMOS ADC[J].IEEE J Sol Sta Circ,2003,38(12):2031-2039.
  • 10VAN DER PLOEG H,HOOGZAAD G,TERMEER H A H,et al.A 2.5-V 12-b 54-Msample 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration[J].IEEE J Sol Sta Circ,2001,36(12):1859-1867.

二级参考文献10

  • 1Iroaga E,Murmann B. A 12-bit 75MS/s pipelined ADC using incomplete settling. IEEE J Solid-State Circuits, 2007,42 (4) : 748
  • 2Ali A M A,Dillon C,Sneed R,et al.A 14-bit 125MS/s IF/ RF sampling pipelined ADC with 100dB SFDR and 50fs jitter. IEEE J Solid-State Circuits,2006,41(8) :1846
  • 3Bardsley S, Dillon C, Kummaraguntla R, et al. A 100-dB SFDR 80MSPS 14-bit 0.35-μm BiCMOS pipeline ADC. IEEE J Solid-State Circuits,2006,41 (9) :2144
  • 4Centurelli F, Monsurro P, Trifiletti A. A model for the distortion due to switch on-resistance in sample-and-hold circuit. Proc ISCAS,2006 : 4787
  • 5Razavi B. Design of analog CMOS integrated circuits. Xi'an:Xi' an Jiaotong University, 2004 : 330
  • 6Liu Hungchih, Lee Zweimei, Wu Jiehtsorng, et al. A 15-b 40MS/s CMOS pipelined ADC with digital background calibration. IEEE J Solid-State Circuits,2005,40(5) :1047
  • 7Honda K, Furuta M. A low-power-voltage 10-bit 100MSample/s pipeline A/D converter using capacitance coupling techniques. IEEE J Solid-State Circuits, 2007, 42 (4) :757
  • 8Yang W, Kelly D, Mehr L. A 3-V 340 mW 14-b 75- Msample/s CMOS ADC with 85-dB SFDR at Nyquist input. IEEE J Solid-State Circuits,2001,36(12) : 1931
  • 9Abo A M,Gray P R.A 1.5V 10-bit,14. 3MS/s CMOS pipeline analog-to-digital converter. IEEE J Solid-State Circuit, 1999,34(5) :599
  • 10Park J B,Yoo S M,Kim S W,et al.A 10-bit 150MSample/s 1.8V-V 123mW CMOS AD converter with 400-MHz input bandwidth. IEEE J Solid-State Circuits,2004,39 (8) : 1335

共引文献6

同被引文献11

  • 1ARTHUR H M,VAN ROERMUND,HERMAN CASIER,MICHIEL STEYAERT.Analog circuit design,smart dataconverters,filters on chip,multimode transmitters[M].Springer,2009.
  • 2BYUNG-MOO MIN,PETER KIM,FREDERICK W.BOWMAN,et al.A 69-mW 10-bit 80-Msample/s pipe-lined CMOS ADC[J].IEEE J.Solid-State Circuits,2003,38(12):2031-2039.
  • 3LI J,ZENG X Y,XIE L,et al.A 1.8-V 22-mW 10-bit30-MS/s pipelined CMOS ADC for low-power sub-samplingapplications[J].IEEE J.Solid-State Circuits,2008,43(2):321-329.
  • 4CHANG D Y.Design techniques for a pipelined ADCwithout using a front-end sample-and-hold amplifier[J].IEEE Trans.Circuits Syst.I:Reg.Papers.2004,51(11):2123-2132.
  • 5JEON Y D,LEE S C,KIM K D,et al.A 4.7mW0.32mm2 10 b 30 MS/s pipelined ADC without afront-end S/H in 90nm CMOS[C].ISSCC Dig.Tech.Papers,2007:456-457.
  • 6CHIU Y,GRAY P R,NIKOLIC B.A 14-b 12-MS/sCMOS pipeline ADC with over 100-dB SFDR[J].IEEEJ.Solid-State Circuits,2004,39(12):2139-2151.
  • 7YANG W H,DAN K L,IURI M,et al.A 3-V 340-mW14-b 75-Msample/s CMOS ADC with 85-dB SFDR atNyquist input[J].IEEE J.Solid-State Circuits,2001,36(12):1931-1936.
  • 8CLINE D W,GRAY P R.A power optimized 13-b 5Msamples/s pipelined analog-to-digital converter in 1.2μm CMOS[J].IEEE J.Solid-State Circuits,1996,31(3):294-303.
  • 9李福乐,段静波,王志华.A High Linearity,13bit Pipelined CMOS ADC[J].Journal of Semiconductors,2008,29(3):497-501. 被引量：1
  • 10王晋雄,刘力源,李冬梅.一种高线性度14位40MS/s流水线A/D转换器[J].微电子学,2010,40(6):765-769. 被引量：2

引证文献1

二级引证文献2

微电子学
2010年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部