期刊文献+

用于FPGA快速重构的配置电路 被引量:1

Configuration Circuit Used for FPGA Fast Reconfiguration
在线阅读 下载PDF
导出
摘要 提出了一种适于FPGA芯片的快速重构配置电路,并在FDP2009Ⅱ-SOPCFPGA芯片里设计实现.其主要特点为:配置电路使芯片最小配置单元由Xilinx的Spartan和Virtex系列芯片的一帧变为32 bit,减少了重配置传送的配置数据,缩短了芯片重构时间.FDP2009-Ⅱ-SOPC FPGA采用SMIC0.13μm一层多晶八层金属工艺设计,芯片总面积为4.5 mm×6.3 mm,配置电路面积为1.7 mm^2.版图后仿真结果表明,配置电路能够正确的完成数据重配置功能,芯片重构时间是Xilinx公司的Virtex系列相同规模FPGA芯片的34%左右. A configuration architecture of FPGA suitable for fast reconfiguration is proposed and implemented for FDP2009-Ⅱ-SOPC FPGA(Fudan Programmable device 2009-Ⅱ-SOPC). This circuit makes a 32-bit memory cell of FPGA addressable. The smallest configuration in this circuit is 32 bit while that of Virtex Series FPGA is one frame. The improved configuration circuit could make reconfiguration bitstream smaller and shorten recon- figuration time of the system. FDP2009-Ⅱ-SOPC FPGA is manufactured with SMIC 0. 13μm CMOS 1P8M process. The die size of FDP2009-Ⅱ-SOPC FPGA is about 4. 5 mm× 6.3 mm and the area of this configuration circuit is about 1.7 mm2. The post layout simulation shows that this configuration circuit of FDP2009-Ⅱ-SOPC FPGA could work correctly and efficiently and the configuration time is about 34 % of that of Xilinx Virtex Ⅱ series FPC-A with the similar size.
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2010年第2期165-170,176,共7页 Journal of Fudan University:Natural Science
基金 国家自然科学基金(60876015) 国家高技术研究发展计划("863"计划)(2007AA01Z285)资助项目
关键词 现场可编程门阵列 配置电路 可重构 可寻址配置寄存器 FPGA configuration architecture reconfiguration addressable configuration register
  • 相关文献

参考文献11

  • 1Soheil G, Ani N, Majid S. An optimal algorithm for minimizing run-time reconfiguration delay [J]. ACM Transactions on Embedded Computing Systems, 2004,3(2) : 237.
  • 2Xilinx Corporation. Product Specification. XC4000E and XC4000X series field programmable gate arrays v1. 6. [DB/OL]. (1999-05-14) [2009-03-21]. http://www. xilinx. com/bvdocs/appnotes/xapp151. pdf.
  • 3Iwanczuk R, Young S P, Schultz D P. FPGA having fast configuration memory data readback: US. Patent, Ser No. 6069489 [P/OL]. (2000-05-03)[2009-03-21]. http://www. Freepatentson-line. com/6069489. html.
  • 4Iwanczulk R, Young S P. Architecture and method for loading wide frames of data from a narrow input bus: US. Patent, Ser No. 6137307 [P/OL]. (2000-10-24)[2009-03-21]. http://www. Freepatentson-line. com/ 6137307. html.
  • 5王亚斌,王元,来金梅.一种改进的用于FPGA快速部分配置的电路结构[J].复旦学报(自然科学版),2008,47(6):673-678. 被引量:3
  • 6Wang Yabin, Wang Yuan, Lai Jinmei. An FPGA configuration circuit used for fast and partial configuration[C] // The IEEE 7^th International Conference on ASIC (ASICON 2007). Beijing, China: IEEE Operations Center, IEEE Press, 2007: 157-160.
  • 7David P. Schultz, Lawrence C. Hung, E. Erich Goetting. Method and structure of configuring FPGAs: US. Patent, Ser No. 6 204 687 [P/OL]. (2001-03-20) [2009-03 -21]. http://www. Freepatentson-line. corn/6204687. html.
  • 8Schultz D P, Hung L C, Goetting E E. Configuration bus interface for FPGAs: US. Patent, Ser No. 6 429 682 [P/OL]. (2002-08-06) [2009-03-21]. http://www. Freepatentson-line. com/6429682. html.
  • 9Xilinx Corporation. Application Note Xapp151. Virtex series configuration architecture user guide v1. 7. [DB/OL]. (2004-10-20) [2009-03-21]. http://www. xilinx. com/support/documentation/application_ notes/xapp151. pdf.
  • 10Xilinx Corporation. User Guide UG002. Virtex-Ⅱ platform FPGA user guide v2. 2.[DB/OL]. (2007-11-05) [2009-03-21]. http://www. xilinx. com/support/documentation/userguides/ug002. pdf.

二级参考文献7

  • 1侯慧,马晓骏,来金梅,童家榕,孙劼,陈利光.适用于数据通路的可编程逻辑器件FDP100K[J].电子学报,2006,34(8):1372-1375. 被引量:5
  • 2[1]Xilinx Corporation.Application Note Xapp151.Virtex series configuration architecture user guide v1.7.[DB/OL].(2004-10-20)[2007-02-20].http:∥www.xilinx.com/bvdocs/appnotes/xapp151.pdf.
  • 3[2]Schultz D P,Young S P,Lawrence C H.Method and architecture for reading,modifying and writing selected configuration memory cells of FPGA:US.Patent,Ser No.6,255,848 B1[P/OL].(1999-08-13)[2007-02-25].http:∥www.freepatentsonline.com/6255848.html.
  • 4[4]Wang Jian,Chen Li-guang,Lai Jin-mei.FPGA downloading circuit design and implementation[C]∥The IEEE 8th International Conference on Solid-State and Integrated-Circuit Technology Proceedings (ICSICT 2006).Shanghai,China:IEEE Operations Center,IEEE Press,2006:1950-1953.
  • 5[5]Trimberger S M.A field programmable gate array having programming instructions in the configuration bitstream:US.Patent,Ser No.5,892,961[P/OL].(1997-08-29)[2007-02-22].http:∥www.free-patentson-line.com/5892961.html.
  • 6[6]LosGatos I R,Young S P,Schultz D P.Architecture and method for loading wide frames of data from a narrow input bus:US.Patent,Ser No.6,137,307[P/OL].(2000-10-20)[2007-02-25].http:∥www.freepatentsonline.com/6137307.html.
  • 7[7]Kotabe A,Osada K,Kitai N,et al.A low-power four-transistor SRAM cell with a stacked vertical poly-silicon PMOS and a dual-word-voltage scheme[J].IEEE Journal of Solid-State Circuits,2005,40(4):870-876.

共引文献2

同被引文献10

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部