期刊文献+

通用互联网络实现多核嵌入式系统级设计的方法 被引量:4

MPSoC System Level Design Method Based on Universal Interconnect Network
在线阅读 下载PDF
导出
摘要 由于嵌入式系统的规模和功能越来越庞大,传统的设计方法的局限性愈加明显,为此提出一种基于通用互联网络的多核嵌入式系统设计方法,通用互联网络由单元库、探测点、优化收敛算法和内核单元4部分组成.其中,单元库用于帮助设计者便捷地搭建各种拓扑结构的嵌入式系统,并将复杂的算法映射在系统上;探测点嵌入在搭建的系统内,能在系统执行算法时对延时、功耗、吞吐率等系统性能进行评估;优化收敛算法依靠探测点获得的信息找到使系统性能最佳的拓扑结构和算法映射;内核单元的任务是对配置好的系统进行仿真,并得到相应的数据和优化结果.文中方法可以在设计早期对复杂嵌入式系统进行分析和寻优,缩短了开发周期、提高了设计性能.最后以环形总线和粒子滤波算法为实验系统,说明了该方法的有效性. The scale and function of embedded system is becoming more complex and larger,which limits the traditional design methodology.So,a novel embedded system level design method based on universal interconnect network(UIN) is proposed in this paper.Universal interconnect network is composed of unit library,detect points,optimization algorithm and kernel unit.The unit library provides the designer an easy way to build embedded system of different topology and map complex algorithm onto it;the detect points are implanted in the system,and they can evaluate system performance such as delay,power consumption and throughput;The optimization algorithm uses the detected information to optimize the system topology and algorithm mapping;the kernel runs the built-up system,getting data and information.The methodology proposed in this paper can be used to analyze and optimize the system in the early developing step,shortening the development cycle and increasing the system performance.The effectiveness of the novel method has been verified by experimental results on ring bus architecture and particle filter application.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第5期858-864,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60720106003)
关键词 通用互联网络 多核嵌入式系统 系统级设计 universal interconnect network MPSoC system level design
  • 相关文献

参考文献11

  • 1王海力,边计年,吴强,熊志辉.SoC系统级设计方法与技术[J].计算机辅助设计与图形学学报,2006,18(11):1637-1644. 被引量:8
  • 2Keutzer K,Malik S,Newton R,et al.System level design:orthogonalization of concerns and platform-based design[J].IEEE Transactions on Computer-Aided Design of Circuits and Systems,2000,19(12):1523-1543.
  • 3Gr(o)tker T,Martin G.System design with SystemC[M].Dordrecht:Kluwer Academic Publishers,2002.
  • 4Balarin F,Watanabe Y,Hsieh H,et al.Metropolis:an integrated electronic system design environment[J].IEEE Computer Society,2003,36(4):45-52.
  • 5Chakraborty S.Towards a framework for system-level design of multiprocessor SoC platforms for media processing[C] // Proceedings of the 16th International Conference on Application-Specific Systems,Architectures and Processors,Samos,2005:65-72.
  • 6Posadas H,Herrera F,Sdnchez P,et al.System-level performance analysis in SystemC[C] //Proceedings of the Design,Automation and Test in Europe Conference and Exhibition,Paris,2004:378-383.
  • 7Bergamaschi R,Nair I,Dittmann G,et al.Performance modeling for early analysis of multi-core systems[C] //Proceedings of the 5th International Conference on Hardware/Software Co-design and System Synthesis,Salzburg,2007:209-214.
  • 8Kempf T,Doerper M,Leupers R,et al.A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms[C] //Proceedings of the Design,Automation and Test in Europe Conference and Exhibition,Munich,2005:876-881.
  • 9Kienhuis A C J.Design space exploration of stream-based dataflow architectures methods and tools[D].Delft:Delft University of Technology,1999.
  • 10Bolic M,Djuric P M,Hong S.Resampling algorithms and architectures for distributed particle filters[J].IEEE Transactions on Signal Processing,2005,53(7):2442-2450.

二级参考文献14

  • 1王云峰,刘志鹏,边计年.高层次综合与布图规划相结合的方法与技术[J].计算机辅助设计与图形学学报,2006,18(9):1438-1445. 被引量:1
  • 2边计年,王海力,吴强,等.集大成者SoC--面向SoC的系统级设计方法与技术研究进展[OL].[2005-10-14].http://www2.ccw.com.cn/05/0537/b/0537b051b.asp.
  • 3.)
  • 4Moore G E.Cramming more components onto integrated circuits[J].Electronics,1965,38(8):114-117
  • 5Gajski D D.Silicon compilation[M].Boston:Addison Wesley Publishers,1988
  • 6Gajski D D,Dutt N,Wu A,et al.High-level synthesis:introduction to chip and system design[M].Boston:Kluwer Academic Publishers,1992
  • 7Kienhuis A C J.Design space exploration of stream-based dataflow architectures methods and tools[D].Netherlands:Leiden University,1999
  • 8熊志辉.基于平台的SoC软硬件协同设计技术研究[D].长沙:国防科学技术大学,2004.
  • 9Keutzer K,Malik S,Newton R,et al.System-level design:orthogonalization of concerns and platform-based design[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2000,19(12):1523-1543
  • 10Abdi S,Peng Junyu,Yu Haobo,et al.System-on-chip environment SCE version 2.2.0 beta tutorial[R].Irvine:Center for Embedded Computer Systems University of California,ICS-TR-03-41,2003

共引文献7

同被引文献21

引证文献4

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部