期刊文献+

前栅工艺下高k/金属栅CMOS器件EOT控制技术研究 被引量:1

The Technology of EOT Control in Gate-first HK/MG CMOS Device
在线阅读 下载PDF
导出
摘要 随着CMOS器件特征尺寸的不断缩小,绝缘栅介质层也按照等比例缩小的原则变得越来越薄,由此而产生的栅漏电流增大和可靠性降低等问题变得越来越严重。传统的SiO2栅介质材料已不能满足CMOS器件进一步缩小的需要,而利用高介电常数栅介质(高k)取代SiO2已成为必然趋势。而在前栅工艺下,SiO2界面层生长问题严重制约了EOT的缩小以及器件性能的提升。介绍了一种前栅工艺下的高k/金属栅结构CMOS器件EOT控制技术,并成功验证了Al元素对SiO2界面层的氧吸除作用。 With CMOS device characteristic dimension scaling, the gate dielectric becomes thinner and thinner according to the principle of scaling. Consequently, the gate leakage current increases significantly and the device becomes less reliable. So the traditional SiO2 dielectric can not satisfy the next generation process node. The high k dielectric will definitely replace SiO2 as the gate dielectric. However, under the gate-first process, the iuss that the interfacial layer SiO2 grow suppress the reducing of EOT and optimizing of device performance. In this paper, a gate-first HK/MG CMOS device EOT control technology was introduced, and the Al' s scavenging effect was found.
出处 《电子工业专用设备》 2010年第4期7-12,20,共7页 Equipment for Electronic Products Manufacturing
关键词 高K栅介质 EOT 前栅工艺 氧吸除 Lithium iron phosphate Volume circulastion Oven
  • 相关文献

参考文献11

  • 1王阳元,张兴,刘晓彦,康晋锋,黄如.32nm及其以下技术节点CMOS技术中的新工艺及新结构器件[J].中国科学(E辑),2008,38(6):921-932. 被引量:14
  • 2施敏,王国珏.半导体器件物理[M].耿莉,张瑞智.第三版,西安:西安交通大学出版社,2008:250.
  • 3M.Takahashi,A.Ogawa,A.Hirano,et al.Gate-First Processed FUSI/HfO2/HfSiOx/Si MOSFETs with EOT=0.5nm[C] // IEDM,2007:523-526.
  • 4K.Choi,H.Jagannathan,C.Choi,et al.Extremely Scaled Gate-First High-k/Metal Gate Stack with EOT of 0.55 nm Using Novel Interracial Layer Scavenging Techniques for 22 nm Technology Node and Beyond[C]//VLSI Tech.2009:138-139.
  • 5J.Huang,D.Heh,P.Sivasu bramani,et al.Gate First High-k/Metal Gate Stacks with Zero SiOx Interface Achieving EOT=0.59 nm for 16nm Application[C]// VLSI Tech,2009:34-35.
  • 6Changhwan Choi,Chang Yong Kang,Se Jong Rhee,et al.Aggressively Scaled UltraThin Undoped HfO2 Gate Dielectric (EOT 《 0:7 nm) With TaN Gate Electrode Using Engineered Interface Layer[J].IEEE Electron De vice Letters,2005,VOL.26,NO.7.
  • 7T.Ando,M.M.Frank,K.Choi,et al.Understanding Mobility Mechanisms in Extremely Scaled HfO2 (EOT 0.42 nm) Using Remote lnterfacial Layer Scavenging Technique and Vt-tuning Dipoles with Gate-First Process[C] // IEDM,2009:423-426.
  • 8Kaoru Nakajima,Akira Fujiyoshi,Zhao Ming,et al.In situ observation of oxygen gettering by titanium overlayer on HfO2/SiO2/Si using high-resolution Rutherford backscattering spectroscopy[J].Journal of Applied Physice,2007,102:064507.
  • 9Kang-Ⅲ Seo,Dong-Ick Lee,Piero Pianetta,et al.Chemical states and electrical properties ofa high-k metal oxide /silicon interface with oxygen-gettering titanium-metal -ovedayer[J].Applied Physics Letters,2006,89:142912.
  • 10Tromp,G.W.Rubloff,P.Balk,et al.High-Temperature SiO2 Decomposition at the SiO2/Si interface[J].Physics Review Letters,1985,Vol 55:21.

二级参考文献19

  • 1The International Technology RoThe International Technology Roadmap for Semiconductors (ITRS) Roadmap. ITRS roadmap, 2006. http://public.itrs.net/.
  • 2Wakabayashi H, Yamagami S, Ikezawa N, et al. Sub-10-nm planar-bulk-CMOS devices using lateral junction control. In: International Electron Devices Meeting (IEDM) Tech Dig. New York: IEEE, 2003. 989-991.
  • 3KangJ F, Yu H Y, Ren C, et al. Improved electrical and reliability characteristics of HfN/HfO2 gated nMOSFET with 0.95 nm EOT fabricated using a gate-first process. IEEE Electron Devi Lett, 2005, 4(26): 237-239.
  • 4KangJ F, Ren C, Yu H Y, et al. A novel dual-metal gate integration process for sub-1nm EOT HfO2 CMOS devices. In: 2004 International Conference on Solid State Devices and Materials (SSDM 2004). Tokyo, 2004, 15-17.
  • 5Tian Y, Xiao H, Huang R, et al. Quasi-SOI MOSFET-a promising bulk device candidate for extremely scaled era. IEEE Trans Electron Dev, 2007, 53(7): 1784-1788.
  • 6Timp G, Bude J, Bourdelle K K, et al. The ballistic nano-transistor. IEDM Tech Dig, 1999:55-58.
  • 7KangJ F, Yu H Y, Ren C, et al. Scalability and reliability characteristics of CVD HfO2 gate dielectrics with HfN electrodes for advanced CMOS applications. J Electrochemical Soc, 2007, 154:H927-H932.
  • 8Sa N, KangJ F, Yang H, et al. Mechanism of positive-bias temperature instability in sub-1 nm TaN/HfN/HfO2 gate stack with low preexisting traps. IEEE Electron Dev Lett, 2005, 26(9): 610-612.
  • 9Choi Y K, Ha D, King T J, et al. Nanoscale ultrathin body PMOSFETs with raised selective germanium source/drain. IEEE Electron Dev Lett, 2001, 22(9): 447-448.
  • 10Uchida K, Koga J, Takagi S I. Experimental study on carrier transport mechanisms in double- and single-gate iltrathin-body MOSFETs-coulomb scattering, volume inversion, and 6TSOI-induced scattering. In: IEDM. New York: IEEE, 2003. 33.5.1-33.5.4.

共引文献21

同被引文献7

  • 1HSIEN Y H,HSU H K,TSAI T C,et al.Process development of high-k metal gate aluminum CMP at 28 nm technology node[J].Microelectronic Engineering,2012,92:19-23.
  • 2HUANG R P,TSAI T C,LIN W,et al.Investigation of aluminum film properties and microstructure for replacement metal gate application[J].Microelectronic Engineering,2013,106:56-62.
  • 3HSU H K,TSAI T C,HSU C W,et al.Defect reduction of replacement metal gate aluminum chemical mechanical planarization at 28 nm technology node[J].Microelectronic Engineering,2013,112:121-125.
  • 4Cabot Microelectronics Corporation.High-k and metal gate CMP applications[R].上海:上海卡博特化工有限公司,2010.
  • 5LIU X Y,LIU Y L,LIANG Y.Effect of slurry components on chemical mechanical polishing of copper at low down pressure and a chemical kinetics model[J].Thin Solid Films,2011,520(1):400-403.
  • 6韩丽丽,刘玉岭,牛新环.碱性条件下铝CMP的机理分析及实验优化[J].微纳电子技术,2012,49(4):280-284. 被引量:8
  • 7杨振海,徐宁,邱竹贤.铝的电位-pH图及铝腐蚀曲线的测定[J].东北大学学报(自然科学版),2000,21(4):401-403. 被引量:37

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部