期刊文献+

数字信号处理器的模型验证

Verification for model of digital signal processor
在线阅读 下载PDF
导出
摘要 本文主要描述了对一款数字信号处理器的模型基于仿真验证的验证方法,对数字信号处理器的SystemC模型和RTL级的模型进行了验证。着重分析了如何在验证过程中提高覆盖率,提高验证的完备性。针对该处理器的结构特点,采用多种方式产生验证程序来验证模型的正确性,包括编写手工编写验证程序,替换验证,组合验证,高级语言转汇编的验证和伪随机验证,并对数字信号处理器的代码覆盖率进行了统计。验证后该数字信号处理器的模型能够与参考模型保持一致。 A simulation-based verification method is described in this paper. The SystemC and Register Transfer Level (RTL)models of the Digital Signal Processor(DSP) are verified. How to improve the coverage and the completeness of verification are considered in this paper. To verify the model of the DSP many methods are used, such as corner cases, substitute verification, combination verification, the instruction changed from the advanced language verification and pseudo-random verification. And the model of Digital Signal Processor is equal to the reference model after verification.
出处 《电子测量技术》 2009年第5期111-115,共5页 Electronic Measurement Technology
关键词 验证 数字信号处理器 SYSTEMC Verification DSP SystemC
  • 相关文献

参考文献8

  • 1王瑾.基于DSP和CAN总线的步进电机控制系统研究[J].电子测量技术,2009,32(1):112-115. 被引量:6
  • 2董杨鑫,郑建宏.基于断言的SoC设计验证方法[J].国外电子测量技术,2007,26(10):14-16. 被引量:4
  • 3王旭姣,梁利平.一种基于事务的IP功能验证环境[J].微电子学与计算机,2007,24(7):27-30. 被引量:3
  • 4HOSSEINI A, DIMMITRIOS, et al. Code Generation and Analysis for the Functional Verification of Microprocessor[J]. Design Automation Conference Proceedings 96 ', 1996: 305-310.
  • 5BARTLEY M G. , GALPIN D, BLACKMORE, T. A Comparison of three verification techniques: directed testing, pseudo-random testing and property checking [C]. Design Automation Conference 2002, 2002: 638-643.
  • 6AHRONA, GOODMAN D, et al. Test program generation for functional verification of PowerPC Processor in IBM [C]. proceedings of 32nd ACM/ IEEE conference on Design automation conference table contents, 1995 : 279-285.
  • 7GUPTAN, MATHUR A P, SOFFA M L, Generating test data for branch coverage[ C]. Proceedings of The Fifteenth IEEE International Conference on Automation Software Engineering, 11- 15 sept. 2000:219-227.
  • 8TAYAL S, MOEZZI A, MAGNUSSON E. System level verification of ASIC chip-sets[C]. Sixth Annual IEEE International ASIC Conference and Exhibition, Sept, 27-Oct. 1,1993:283-287.

二级参考文献17

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部