期刊文献+

并行可配置ECC专用指令协处理器 被引量:2

Parallel and Reconfigurable ECC Application Specific Instruction-set Coprocessor
在线阅读 下载PDF
导出
摘要 采用软硬件结合的方法,给出一种基于VLIW的并行可配置椭圆曲线密码体制(ECC)专用指令协处理器架构。该协处理器采用点加、倍点并行调度算法,功能单元微结构采用可重构的思想,具有高度灵活性与较高运算速度,能支持域宽可伸缩的GF(p)与G只2″)有限域上的可变参数Weierstrass曲线,签名认证算法可升级。实验结果表明,GF(p)域上192bit的ECC点乘运算只需0.32ms,比其他同类芯片运算速度提高了116%~350%。 With the hardware/software co-design methodology, a parallel and reconfigurable architecture of Euiptic Curve Crypto System(ECC) application specific instruction-set coprocessor is proposed, which is based on VLIW processor techniques. The coprocessor introduces parallel ECC point addition and doubling scheduling algorithms. Based on the concept of reconflguration, the micro-architectures of function modules are designed. The whole ECC coprocessor has the characteristics of high flexibility and high processing speed. It can support scalable and parameterized Weierstrass curves over GF(p) and GF(2″)and the algorithms of signature and verification can be improved in the future. Experimental result shows that the time to process a ECC point multiplication over 192 bit-GF(p) is only 0.32 ms, which is 116% -350% faster than other similar ECC chips.
出处 《计算机工程》 CAS CSCD 北大核心 2009年第5期153-155,共3页 Computer Engineering
基金 国家部委预研基金资助项目
关键词 椭圆曲线密码体制 并行 可配置 专用指令 协处理器 Euiptic Curve Crypto System(ECC) parallel reconfigurable specific instruction-set coprocessor
  • 相关文献

参考文献4

  • 1Satoh A, Takano K. A Scalable Dual-field Elliptic Curve Cryptographic Processor[J]. IEEE Transactions on Computers, 2003, 52(4): 449-460.
  • 2Goubin L. A Refined Power Analysis Attack on Elliptic Curve Cryptosystems[C]//Proc. of PKC'03. Miami, Florida, USA: Springer-Verlag, 2003:199-210.
  • 3Gaisler J. The LEON2 Processor User's Manual[Z]. (2005-07-10). http://www.gaisler.com.
  • 4Tenca A E Savas E, Koc C K. A Design Framework for Scalable and Unified Multipliers in GF(p) and GF(2^m)[J]. International Journal of Computer Research, 2004, 13(1 ): 68-83.

同被引文献13

  • 1Keutzer K, Malik S, Newton A Richard. From ASIC to ASIP; The Next Design Discontinuity[C]//Proc. of the 2002 IEEE international Conf. on Computer Design. Washington, USA: IEEE Computer Science Press, 2002: 84-90.
  • 2Sakiyama K, Batina L, Preneel B, Verbauwhede I. Superscalar Coprocessor for High-Speed Curve-Based Cryptography[C]//Proc. of Cryptographic Hardware and Embedded Systems-CHES2006. Heidel- berg: Springer-Verlag, 2006:415-429.
  • 3Johann Grobschadl, Erkay Sava, Instruction Set Extensions for Fast Arithmetic in Finite Fields GF(p) and GF(2m) [C]//Proc. of Cryptographic Hardware and Embedded Systems-CHES2004. Heidelberg: Springer-Verlag, 2004:133-147.
  • 4Stefan Tillich, Johann Grobschadl. VLSI Implementation of Funcitional Unit to Accelerate ECC and AES on 32-bit Processors[C]//Proc. of Arithmetic of Finite Fields. Heidelberg: Springer-Verlag, 2007: 40-54.
  • 5Henri Cohen, Atsuko Miyaji, Takatioshi Ono. Efficient Elliptic Curve Exponentiation Using Mixed Coordinates[C]//Proc. of ASIA CRYPT98, 1998: 121-125.
  • 6Lai Jyu yuan, Huang Chih Tsun. Elixir: High-Throughput Cost-Effective Dual-Field Processors and the Design Framework for Elliptic Curve Cryptography [J]. IEEE Transaction On Very Large Scale Integration Systems, 2008, 16(11):1567-1580.
  • 7Sakiyama K, Mulder E De, Preneel B, Verbauwhede I. A parallel processing hardware architecture for elliptic curve cryptosystems[C]// Appl.-Specific Syst., Arch.Process(ASAP). Toulouse, France: 2006: 904-907.
  • 8Gura N, Shantz S C, Eberle H, et al. An End-to-End Systems Approach to Elliptic Curve Cryptography[C]//Proc. of Cryptographic Hardware and Embedded Systems (CHES) 2002. New York: Springer-Verlag, Aug.2002: 349-365.
  • 9Recommended Elliptic Curves for Federal Government use [s]. USA: 1999.
  • 10Keutzer K,Malik S,Newton A R.From ASIC to ASIP-The Next Design Discontinuity[C]//Proc.of IEEE International Conference on Computer Design.[S.l.]:IEEE Computer Science Press,2002:84-90.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部