摘要
采用软硬件结合的方法,给出一种基于VLIW的并行可配置椭圆曲线密码体制(ECC)专用指令协处理器架构。该协处理器采用点加、倍点并行调度算法,功能单元微结构采用可重构的思想,具有高度灵活性与较高运算速度,能支持域宽可伸缩的GF(p)与G只2″)有限域上的可变参数Weierstrass曲线,签名认证算法可升级。实验结果表明,GF(p)域上192bit的ECC点乘运算只需0.32ms,比其他同类芯片运算速度提高了116%~350%。
With the hardware/software co-design methodology, a parallel and reconfigurable architecture of Euiptic Curve Crypto System(ECC) application specific instruction-set coprocessor is proposed, which is based on VLIW processor techniques. The coprocessor introduces parallel ECC point addition and doubling scheduling algorithms. Based on the concept of reconflguration, the micro-architectures of function modules are designed. The whole ECC coprocessor has the characteristics of high flexibility and high processing speed. It can support scalable and parameterized Weierstrass curves over GF(p) and GF(2″)and the algorithms of signature and verification can be improved in the future. Experimental result shows that the time to process a ECC point multiplication over 192 bit-GF(p) is only 0.32 ms, which is 116% -350% faster than other similar ECC chips.
出处
《计算机工程》
CAS
CSCD
北大核心
2009年第5期153-155,共3页
Computer Engineering
基金
国家部委预研基金资助项目
关键词
椭圆曲线密码体制
并行
可配置
专用指令
协处理器
Euiptic Curve Crypto System(ECC)
parallel
reconfigurable
specific instruction-set
coprocessor