期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

可设置仲裁优先程度的NOC路由节点设计 被引量：3

Design of a Customized Arbitral Priority NOC Router
在线阅读 下载PDF
导出
摘要 针对片上网络(NOC)具体应用中各个IP之间出现不同的通信情况的问题,提出了一种可设置仲裁优先程度的NOC路由节点。该节点采用基于Lottery算法的仲裁机制,取代了目前NOC路由节点中广泛采用的轮询调度(RR)仲裁机制,可以根据具体应用的通信状况来设定仲裁响应的优先程度。在NOC路由节点中,设计了内部TUM(时间单元复用)的传输机制来解决不同输入口竞争同一输出口所带来的节点内部阻塞问题,使得即使在有多个端口竞争同一端口的情况下,路由节点仍然能保证输入的数据包和进入输出缓冲的数据包数量上的一致,大大提高了路由节点的处理性能。 For the different communication cases of specific network on chip （NOC） applications, a customized arbitral priority NOC router is proposed. This router uses the arbitral mechanism based on lottery algorithm instead of the round robin （RR） algorithm, which is widely used in the arbiter of current NOC routers. The arbitral priority of lottery router can be customized by users according to the communication cases among IPs in NOC. This router also includes a time unit multiplex （TUM） transmission mechanism to alleviate the problem of internal block, which may be induced by the case of several input ports competing for one output port. The TUM mechanism guarantees the number of input data is equal to the number of output data and improves the router processing performance.
作者 武畅 李玉柏 彭启琮 柴松 杨中明
机构地区 电子科技大学通信与信息工程学院DSP技术中心
出处 《电子科技大学学报》 EI CAS CSCD 北大核心 2008年第5期645-648,共4页 Journal of University of Electronic Science and Technology of China
基金 国家自然科学基金(60575031)
关键词 片上网络 路由节点 仲裁器 优先级 仿真 arbiter NOC priority router simulation
分类号 TN929 [电子电信—通信与信息系统]
  • 相关文献

参考文献10

  • 1HENKEL J, WOLF W, CHAKRADHAR S. On-chip networks a scalable, communication-centric embedded system design paradigm[C]//Proceedings of the 17th International Conference on VLSI Design. Piscataway, NJ, USA: IEEE Press, 2004: 845-851.
  • 2LIU Jian, ZHENG Li-Rong, TENHUNEN H. Interconnect intellectual property for Network-on-Chip[J]. Journal of Systems Architecture, 2004, 50: 65-79.
  • 3DALLY W J, TOWLES B. Route packets, not wires: on-chip interconnection networks[C]// Design Automation Conference. Las Vegas, USA: ACM Press, 2001: 684-689.
  • 4KUMAR S, JANTSCH A, SOININEN J P, et al. ANetwork on chip architecture and design methodology[C]//IEEE Computer Society Annual Symposium on VLSI (ISVLSI.02). Pittsburgh, Pennsylvania, USA: IEEE Press, 2002:105-112
  • 5SALEH R,WILTON S, MIRABBASI S, et al. System-on-Chip: reuse and integration[J]. Proceedings of the IEEE. 2006, 94(6): 1050-1069
  • 6NARASIMHAN A, SRINIVASAN K, Sridhar R. A highperformance router design for VDSM NoCs[C]//IEEE International SOC Conference. Hemdon, VA: IEEE Press, 2005: 301-304.
  • 7LAHIRI K, RAGHUNATHAN A, LAKSHMINARAYANA G The Lotterybus on-chip communication architecture[J]. Very Large Scale Integration (VLSI) Systems IEEE Transactions, 2006, 14(6): 596-608.
  • 8BARTIC T A, MIGNOLET J Y, NOLLET V. Highly scalable network on chip for reconfigurable systems[C]// International Symposium on System-on-Chip 2003. Tampere, Finland: IEEE Press. 2003: 79-82.
  • 9BERTOZZI D, BEN/NI L. Xpipes: A network-on-chip architecture for gigascale systems-on-chip[J]. Circuits and Systems Magazine, IEEE, 2004, 4(2): 18-31.
  • 10NGUYEN H N, NGO V D, Choi H W. Assessing routing behavior on On-Chip Network[C]/FFhe 2006 International Conference on Computer Engineering and Systems. Cairo, Egypt: IEEE Press, 2006: 62-65.

同被引文献33

  • 1高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量：32
  • 2周文彪,张岩,毛志刚.片上通信结构——共享总线和NoC的分析与比较[J].计算机工程与应用,2007,43(15):121-124. 被引量：5
  • 3J. Nurmi, H. Tenhunen, J Interconnect-eentric design NoC," Kluwer Academic. Isoaho, and A. Jantsch, for advanced SoC and.
  • 4R. Beraha, I. h. Walter, I. Cidon, and A. Kolodny, "Leveraging Application Level Requirements in the Design of a NoC for a 4G SoC - a Case Study," in Design, Automation & Test in Europe Conference & Exhibition (DATE) Dresden, 2010, pp. 1408-1413.
  • 5S. Badrouchi, A. Zitouni, K. Torki, and R. Tourki, Asynchronous NoC Router Design," Journal of Computer Science, vol. 1, pp. 429-436, 2005.
  • 6B. Niu,O. Simeone, O. SomekhandA. M. Haimovich, "Ergodic and outage sum-rate of fadingbroadcast channels with l-bit feedback," IEEE Trans. Veh. Technol., vol. 59, Issue 3, pp. 1282-1293, Mar. 2010.
  • 7L. Benini, "Application Specific NoC Design," in Design, Automation and Test in Europe, Munich, 2006, pp. 1-5.
  • 8R. Marculescu, J. Hu, and U. Y. Ogras, "Key research problems in NoC design: a holistic perspective, " in Third IEEE/ACM/IFIP International Conference Jersey City, N J, USA Hardware/Software Codesign and System Synthesis, 2005, pp. 69-74.
  • 9S.Murali, L. Benini, and G. D. Micheli, "Mapping and Physical Planning of Networks-on-Chip Architectures with Quality-of-Service Guarantees," in Asia South Pacific design automation, 2005, pp. 27-32.
  • 10A. Hansson, K. Goossens, and A. Radulescu, "A Unified Approach to Constrained Mapping and Routingon Network-on-Chip Architectures," in International conference on Hardware/software co-design and system synthesis (CODES ISSS), 2005, pp. 75-80.

引证文献3

二级引证文献4

电子科技大学学报
2008年 第5期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部