期刊文献+

一种基于权重与轮询的双层仲裁算法 被引量:5

A Two-level Arbitration Algorithm Based on Weight and Round-robin
在线阅读 下载PDF
导出
摘要 该文提出一种基于权重与轮询(Round-Robin,RR)的双层仲裁算法,在无冲突和多冲突情况下分别采用改进的固定优先级(Fixed Priority,FP)和RR仲裁轮流工作,并通过彩票项设置权重。在非空非抢占(NonIdling and NonPreemptive,NINP)模型下相比传统FP,RR和Lottery仲裁算法有更好的输出带宽比、带宽占用率和功耗,在速度和面积上有一定优势。该算法适应多种请求环境,逻辑简单,容易实现,可应用于总线结构的片上系统(System-on-Chip,SoC)。 A two-level arbitration algorithm based on weight and Round-Robin (RR) is presented. It sets weight by tickets and employs improved Fixed Priority (FP) and RR arbitration to work in turn respectively under the conditions that there is no contention and there exit heavy contentions. In the NonIdling and NonPreemptive (NINP) model, the proposed arbitration algorithm is much better in the output bandwidth ratio, bandwidth utilization, power, fanout and it also has advantages in speed and area compared with the commonly-used FP, RR and Lottery arbitration algorithms. The proposed arbitration algorithm is suitable in various request environments, simple in logic and easy to implement, so it can be applied to SoC bus systems.
出处 《电子与信息学报》 EI CSCD 北大核心 2013年第12期3024-3029,共6页 Journal of Electronics & Information Technology
基金 国家自然科学基金(JJ0500112501) 国家863计划项目(2009AA 01Z258)资助课题
关键词 片上系统(SoC) 仲裁算法 固定优先级(FP) 轮询(RR) LOTTERY System-on-Chip (SoC) Arbitration algorithm Fixed Priority (FP) Round-Robin (RR) Lottery
  • 相关文献

参考文献17

  • 1Ahmed Amine Jerraya and Wayne Wolf. Multiprocessor Systems-on-Chips[M]. San Francisco: Morgan Kaufmanns Publishers Inc, 2005: 1-18.
  • 2Shanthi D and Amutha R. Design of efficient on-chip communication architecture in MpSoC[C]. 2011 International Conference on Recent Trends in Information Technology (ICRTIT), Chennai, 2011: 364-369.
  • 3王良清,沈绪榜.PCI总线分组循环仲裁算法的实现[J].微电子学与计算机,2002,19(1):1-4. 被引量:11
  • 4Sekar K, Lahiri K, and Raghunathan A. Dynamically configurable bus topologies for high-performance on-chip communication[J]. IEEE Transactions on Very Large Scale Integration (VLSf) Systems, 2008, 16(10): 1413-1426.
  • 5Ugurdag H F and Baskirt O. An in-depth look at prior art in fast round-robin arbiter circuits[R]. Ozyegin University, 2011.
  • 6Ugurdag H F, Temizkan F, and Baskirt O. Fast two-pick n2n round-robin arbiter circuit[J]. Electronics Letters, 2012, 48(13): 759-760.
  • 7Abdel-Hafeez Sand Harb S. A VLSI high-performance priority encoder using standard CMOS library[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2006, 53(8): 597-60l.
  • 8Dimitrakopoulos G, Chrysos N, and Galanopoulos K. Fast arbiters for on-chip network switches[C]. IEEE International Conference on Computer Design, Lake Tahoe, 2008: 664-670.
  • 9Lahiri K, Raghunathan A, and Lakshminarayana G. The LOTTERYBUS on-chip communication architecture[J], IEEE Transactions on Very Large Scale Integration (VLSf) Systems, 2006, 14(6): 596-608.
  • 10Singh A K, Shrivastava A, and Tomar G S. Design and implementation of high performance AHB reconfigurable abiter for on-chip bus architecture[C]. 2011 International Conference on Communication Systems and Network Technologies (CSNT), Katra, 2011: 455-459.

共引文献10

同被引文献28

引证文献5

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部