期刊文献+

基于对象叠加的运行速度优化的研究

The Research of Running Speed Optimization Based on Object Superposition
在线阅读 下载PDF
导出
摘要 提出一种加速多组件嵌入式系统应用软件运行速度的方法。该方法根据多组件系统中组件本身的特性将图形界面逻辑分离为动态区域和静态区域,采用形式化方法描述了动态区域,并对静态区域采用对象叠加优化技术。实验结果表明:该文给出的基于对象叠加技术加快嵌入式系统运行速度的方法是可行的、有效的。 A method to accelerate the system nmning speed of embedded application software based on components is proposed. Based on the summarization of the components' attribute in component system, this method separates the graphics interface into dynamic and static region logically. This paper described the dynamic region of the inter- face with the formal description and optimized the static region of the interface with the object superposition technology. Experiments results have showed that the optimization method for improving embedded system' s running speed are feasibility and efficiency.
作者 吴丹红 严义
出处 《杭州电子科技大学学报(自然科学版)》 2008年第3期31-34,共4页 Journal of Hangzhou Dianzi University:Natural Sciences
基金 浙江省重大科技攻关资助项目(C11211)
关键词 嵌入式系统 图形用户界面 形式化描述 对象叠加 embedded system graphical user interface formal description object superposition
  • 相关文献

参考文献7

二级参考文献27

  • 1[1]L.Benini,A.Bogliolo,G.D.Micheli.A Survey of Design Techniques for System-Level Dynamic Power Management[J].IEEE Transactions on Very Large Scale Integration Systems,2000,10(2):299-316.
  • 2[2]CO.IBM.Dynamic Power Managementfor Embedded Systems[G].2002.
  • 3[3]K.Nowka.A 32-bit PowerPC Syetem-on-a-Chip with Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling[J].IEEE Journal of Solid-State Circuits,2002,37(11):1441-1447.
  • 4[4]T.Lindkvist,J.Lofvenberg,O.Gustafson.Deep Sub-Micron Bus Invert Coding[G].Dept.of EE,Linkopings Universitet,Sweden.
  • 5[5]J.Pouwelse,K.Langendoen,H.Sips.Applicationdirected voltage scaling[J].IEEE Transactions on Very Large Scale Integration Systems,2003.
  • 6[6]CO.MAXIM.1μA Supply-Current,True +3V to +5.5V RS-232 Transceivers with Auto Shutdown[G].2003.
  • 7WayneWolf.嵌入式计算系统设计原理[M].北京:机械工业出版社,2002..
  • 8Sathishkumar Udayanarayanan. Energy-efficient code generation for DSP56000 family, MS. Thesis in Arizona State University (Aug. 2000).
  • 9Gibbons P A, Muehniek S S. Efficient Instruction Scheduling for a Pipelined Processor, in Proc. of the SIGPLAN Symposium on Compiler Construction (July1986), pp. 11 - 16.
  • 10Ulrich Kremer. Low Power/Energy Compiler Optimizations.

共引文献34

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部