2Sathishkumar Udayanarayanan. Energy-efficient code generation for DSP56000 family, MS. Thesis in Arizona State University (Aug. 2000).
3Gibbons P A, Muehniek S S. Efficient Instruction Scheduling for a Pipelined Processor, in Proc. of the SIGPLAN Symposium on Compiler Construction (July1986), pp. 11 - 16.
