期刊文献+

可重构路由器研究的现状与展望 被引量:8

Status quo and outlook of reconfigurable research
在线阅读 下载PDF
导出
摘要 随着新业务和新应用的不断推出,传统路由器在业务升级能力及升级响应速度方面已不能满足网络发展的需求。实时电路重构技术利用可编程器件可多次重复配置逻辑状态的特性,能够在系统运行时根据需要动态地改变系统的电路结构,利用可重构技术实现的路由器能够支持新业务模块的硬件电路在芯片内动态加载,同时又不影响其他功能模块的正常运行,为传统路由器功能扩展能力差问题提供了解决思路。在介绍可重构技术的基本概念和支撑器件的当前发展概况后,对以往的可重构路由器技术和当前的研究现状进行了总结,并从构建可重构网络的角度分析了进一步的研究方向。 Today, with new services and applications blooming on the internet, to enable traditional routers to offer enough capability and speed of upgrade along with these services and applications in time would become even harder than ever. Run -time reconfiguration (RTR), based on the Field Programmable Gate Array (FPGA), is a new promising technology that can configure the partial or total hardware logic resources of a system at run time. Based on the technology, reconfigurable touters can support dynamic reconfiguration of new hardware logic for the new service, while keeping the other services still run properly, hence can provide a new possible solution to the update problem of the traditional touters. After introducing the basic concepts of RTR and the current development of the FPGA, this paper summarizes the past major research efforts with respect to the reconfigurable router, as well as the current work on it. Research directions and open problems are also discussed from the point of view of reconfigurable network.
出处 《中国工程科学》 2008年第7期82-89,95,共9页 Strategic Study of CAE
基金 “九七三”国家重点基础研究发展计划资助项目(2007CB307102)
关键词 可重构路由器 可重构网络 可编程器件 互联网 internet reconfigurable router reconfigurable network programmable hardware
  • 相关文献

参考文献26

  • 1MacVicar D, Singh S. Accelerating DTP with reconfigurable computing engines [ A ]. Proceedings of the 8th International Workshop on Field - programmable Logic and Applications [ C ]. Lecture Notes in Computer Science, 1998, 1482(Aug) : 391 -395
  • 2Xilinx_Corp. Xilinx Development System Reference Guide 8. li [ M/OL]. http://toolbox, xilinx, com/docsanlxilinx8/books/ docs/dev/dev, pdf, Xilinx data sheet, 2007 : 113
  • 3Xilinx_Corp. XAPP 290: Two Flows for Partial Reconfiguration: Module Based or Difference Based [ M/OL]. http ://www. xilinx. com, Sept, 2004
  • 4Hauser J, Wawrzynek J. Garp : a MIPS processor with a reconfigutable coprocessor [ A]. In IEEE Symp FPGA′s for Custom Computing Machines [ C ]. Napa, California, 1997 : 16 - 21
  • 5Singh H, Lee M H, Lu G, et al. MorphoSys: An integrated reconfigurable architecture [ A ]. Proc NATO System Concepts and Integration [C]. Monterey, CA, 1998
  • 6Singh H, Lee M H, Lu G, et al. MorphoSys: an integrated reconfigurable system for data -parallel and computation -intensive applications [ J ]. Computers, IEEE Transactions on, 2000, 49 (5) : 465 -481
  • 7Lee D C, Midkiff S F. Reconfigurable Routers: a New Paradigm for Switching Device Architecture. http://www. ccm. ece. vt. edu/papers/, 1998
  • 8Lee D C, Harper S J, Athanas P M, et al. A stream - based reconfigurable router prototype [ A ]. Proceedings of the IEEE International Conference on Communications [ C ] . Vancouver, B C, Jun 1999
  • 9Hadzic I, Smith J M. On - the - fly programmable hardware for networks [ A]. Proceedings of GLOBECOM [ C]. Sydney, NSW, Australia, 1998
  • 10Hadzic I, Smith J M. P4 : a platform for FPGA implementation of protocol. Boosters [ A]. Proc FPL' 97 [C]. Springer LNCS 1304, September 1997:438 - 447

同被引文献100

  • 1汪斌强.“新一代高可信网络-可重构路由器构件组研制”项目课题申请书[R].郑州:信息工程大学,2007.
  • 2Eiji Oki, Zhigang Jing, Roberto Rojas-Cessa, et al. Concurrent Round-Robin-Based Dispatching Schemes for Clos-Network Switches[ J]. IEEE/ACM Trans. on Networking, December 2002,10 ( 6 ) : 830 - 844.
  • 3Duato J, Johnson I, Flich J, et al. A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks[ C ]//Proc. HP- CA-I1. 2005:108-119.
  • 4Chrysos N, Katevenis Manolis. Scheduling in Switches with Small Internal Buffers [ C ]//Proc. IEEE Globecom 2005. 2005:614 - 619.
  • 5Li Xin, Zhou Zhen, Hamdi Mounir. Space-Memory- Memory Architecture for Clos-Network Packet Switches [ C]//Proc. ICC2005. 2005 : 1031 - 1035.
  • 6TURNER J, TAYLOR D. Diversifying the internet[A]. Proceedings of the IEEI3 Conference on Global Telecommunications[C]. St Louis, USA, 2005. 755-760.
  • 7GENI. Global environment for network innovations[EB/OL]. http://www.geni.net.
  • 8FIND. Future internet network design[EB/OL], http://find.isi.edu. San Jose, USA, 2004.
  • 9FIRE: future internet research and experimentation[EB/OL], http:// cordis, europa.eu/fp7/ict/fire, 2010-12-29.
  • 10;WARD[EB/OL]. http://www.4ward-project.eu/.

引证文献8

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部