期刊文献+

MEMS加速度计三维堆叠模块化封装及垂直互连 被引量:2

3D stacked modular package of MEMS accelerometer and alignment of vertical interconnection
在线阅读 下载PDF
导出
摘要 传感器系统微小型化的发展趋势是将各功能模块进行三维模块化集成。本研究将加速度计芯片及调制解调电路进行三层堆叠模块集成。其中,各层模块的组装采用了FR4基板上的COB工艺,而垂直互连采用了一种新型的垂直定位装置进行定位和回流焊,实现了加速度计和调制解调电路的三维堆叠模块化封装结构。该结构成功把MEMS器件与IC芯片混合集成在同一模块里;采用了一种新的定位销/孔的定位方式,可同时进行3×3个模块的高精度堆叠定位(其对位误差约0.068mm);通过丝网印刷焊膏,一次回流焊接完成堆叠模块的垂直互连,互连强度高(单个焊点平均强度为30-40MPa);封装体积小(整个加速度计调制解调系统封装后的体积为19×19×8mm^3)。还讨论了垂直互连的影响因素。对模块进行的剪切力测试表明采用印刷焊膏回流实现垂直互连的强度满足相关标准。 Integrating multi-functional modules into a 3D module is a trend of MEMS miniaturization.A 3D stacked modular package structure of an accelerometer and its modem circuit is fabricated in this article.According to the requirements of modular package,three layers of the stacked module are designed and fabricated on the basis of an accelerometer and its modem circuit.The COB technology based on FR4 substrate is used to assemble devices onto modules,then by being printed through stencil,passive devices attaching,aligning by a novel alignment tool of vertical interconnection and reflowing,a 3D stacked modular package structure of an accelerometer and its modem circuit is successfully manufactured.MEMS and IC devices are assembled in the same module,high precision(the alignment error is about 0.068mm) stacked alignment of 3×3 modules is complete by the method of alignment bar/via,The vertical interconnection of the stacked module is achieved by being printed through stencil and reflowing once,the average strength of a solder joint is between 30MPa~40MPa,the volume of entire stacked module is about 19×19×8mm^3.Factors influencing the vertical interconnection are discussed and shear strength test of the module is presented.
出处 《功能材料与器件学报》 CAS CSCD 北大核心 2008年第3期675-681,共7页 Journal of Functional Materials and Devices
关键词 三维堆叠模块 定位装置 回流 垂直互连 3D stacked module alignment tool reflow vertical interconnection
  • 相关文献

参考文献11

  • 1Mark Klossner, Steve Babinetz. Assembly Solutions for 3 - D Stacked Devices [ J ]. SEMICON Singapore, 2002 : A1 -A10.
  • 2Yasuki Fukui, Yuji Yano,et al. Triple -Chip Stacked CSP [A]. Electronic Components and Technology Conference [ C]. 2000. 385 - 389.
  • 3Dipl - Ing, Kourosh Amiri Jam, et al. Design, fabrication and test of electrical modules with several assembly layers [ A]. MICRO - tec2003 [ C]. 2003.13 - 15.
  • 4Kourosh Amiri Jam, Volker Groer, Klaus - Dieter Lang, et al. Application of 3 D - Stacking Technology for Sensor Integration and Miniaturization [ A ]. Micro System Technologies 2005 [ C ]. 2005.05 - 06.
  • 5Rudolf Leutenbauer, Volker Grosser, Bernd Michel, et al. The Development of a Top - Bottom - BGA (TB - BGA ) [ A ]. Electronic Components and Technology Conference [C]. 1998. 1235 - 1240.
  • 6Seppo K Pienimaa, Jani Miettinen, Eero Ristolainen. Stacked Modular Package[ J]. IEEE Transactions on Advanced Packaging, 2004,27 ( 3 ).
  • 7Takao Yamazaki, Yoshimichi Sogawa, et al. Real Chip SizeThree - Dimensional Stackde Package[ J]. IEEE Transactions on Advanced Packaging,2005,27 ( 3 ).
  • 8Ulrich k, Tung K. Fundamentals of product Modularity [ M ]. Design/Manufac - turing Integration, Proceeding ASME Winter Annual Meeting Conference [ C ]. 1991.7 -80.
  • 9侯亮,唐任仲,徐燕申.产品模块化设计理论、技术与应用研究进展[J].机械工程学报,2004,40(1):56-61. 被引量:217
  • 10李宝清,陆德仁,王渭源.高线性微机械差分电容式加速度计测量电路[J].测控技术,1999,18(10):12-14. 被引量:9

二级参考文献10

共引文献224

同被引文献13

  • 1朱国良,张鹤鸣,胡辉勇,李发宁,舒斌.三维CMOS集成电路技术研究[J].电子科技,2004,17(7):21-26. 被引量:3
  • 2Lipton R. 3D-vertical integration of sensors and electronics[J]. Nuclear Instruments and Methods in Physics Research A, 2007 : 690-694.
  • 3Wieland R,Bonfert D,Klumpp A,et al. 3D integration of CMOS transistors with ICV-SLID technology[J]. Microelectronic Engineering, 2005,82 : 529-533.
  • 4Sugioka K, Hanada Y, Midorikawa K. 3D integration of microcomponents in a single glass chip by femtosecond laser direct writing for biochemical analysis[J]. Appl. Surface Science, 2007,253 : 6595-6598.
  • 5Cheng Y-C, Dai C-L, Lee C-Y, et al. A MEMS micromirror fabricated using CMOS post-process [J]. Sensors and Actuators A, 2005, 120 : 573-581.
  • 6虞国平,王明湘,俞国庆.MEMS器件封装的低温玻璃浆料键合工艺研究[J].2009,34(12):1173-1176.
  • 7Tezcan D S,Munck K D,Pham N,et al. Development of vertical and tapered via etch for 3D through wafer interconnect technology [C]//Proc. of Electronics Packaging Technology Conference, 2006 :22-28.
  • 8Ranganathan N, Prasad K, Batasubramanian N, et al. High aspect ratio through-wafer interconnect for three dimensional integrated circuits [C]// Proc. of Electronic Components and Technology Conference, 2005: 343-348.
  • 9邓丹,吴丰顺,周龙早,刘辉,安兵,吴懿平.3D封装及其最新研究进展[J].微纳电子技术,2010,47(7):443-450. 被引量:21
  • 10Shari Farrens.用于3D集成中的晶圆和芯片键合技术(英文)[J].电子工业专用设备,2010(10):32-39. 被引量:2

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部