期刊文献+

基于FPGA的异步FIFO设计与实现 被引量:17

Asynchronous FIFO Design and Implementation Based on FPGA
在线阅读 下载PDF
导出
摘要 异步FIFO是用来适配不同时钟域之间的相位差和频率飘移的重要模块。本文设计的异步FIFO采用了格雷(GRAY)变换技术和双端口RAM实现了不同时钟域之间的数据无损传输。该结构利用了GRAY变换的特点,使得整个系统可靠性高和抗干扰能力强,系统可以工作在读写时钟频率漂移达到正负300PPM的恶劣环境。并且由于采用了模块化结构,使得系统具有良好的可扩充性。 Asynchronous FIFO is an important module which always used to absorb the phase and frequency offset between different clock domain in communication area .In this paper, an FIFO module is designed using Gray convert technology and dual-port ram , which realizing scatheless transmit between different clock domain. The advances of Gray (Only one bit changes between neighboring two clock ) improves the reliability and anti-jamming capability of the system. And the system can work normally in the bad condition which the phase and frequency offset target to 300PPM. It is proved by work that the FIFO module can fulfill the demands of real-time of data transmitting system, and the module is powerful enough for more data process in the future.
作者 熊红兵 陈琦
出处 《微计算机信息》 北大核心 2006年第06Z期216-218,共3页 Control & Automation
关键词 FWO 双口RAM 格雷码 指针解释 指针生成 FIFO Dual-port RAM Gray Pointer interpreter Pointer generator
  • 相关文献

参考文献5

  • 1韦乐平.“同步光传输网络”,第二版,人民邮电出版社,1998.
  • 2ITU_T Rec.G.783, "Characteristics of synchronous digital hierarchy (SDH)equipment functional blocks" ,04/1997.
  • 3晏磊.基于FPGA曼彻斯特码数据传输系统的实现[J].微计算机信息,2006(01Z):169-170. 被引量:19
  • 4ITU_T Rec.G.707, "Network Node Interface for the synchronous digital hierarchy (SDH)", 10/2000.
  • 5陈晓华,熊红兵,张志伟等.“ZX2513设计方案”.

二级参考文献1

共引文献18

同被引文献97

引证文献17

二级引证文献62

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部