1ALLAN A, EDENFELD D, JOYNER W H. JR. 2001technology roadmap for semiconductors[J]. IEEE J of Computer, 2002, 35(1): 42-53.
2ZORIAN Y, MARINISSEN E J. System chip test: Howwill it impact your design[A]. Proc of 37th Conf on Design Automation[C].CA, USA,Los Angeles:2000.
3SUJIT D,JHA N K.A fast and low-cost testing technique for core-based system-chips[J].IEEE Computer-Aided Design of IC and System, 2000,19(8): 863-876.
4LARSSON E, PENG Z. An integrated system-on-chip test framework design, automation and test[A]. Proc of Europe Conf and Exhibition 2001[C].Germany,Munich, 2001,138-144.
5ZORIAN Y, DEY S, RODGERS M. J. Test of future system-on-chip[A].IEEE Int Conf on CAD[C]. San Jose, California, USA:2000, 392-398.
6MARINISSEN E J, KAPUR R, ZORIAN Y. On using IEEE P1500 SECT for test plug-n-play[A]. Proc of the IEEE Int Conf on Test [C]. USA:Atlantic City,770-777.
7TUPURI R S, ABRAHAM J A, SAAB D G. Hierarchical test generation for systems on a chip[A]. 13th Int Conf on VLSI Design[C]. India Calcutta: 2000,198 -203.
8IMMANENI V, RAMAN S. Direct access test schemedesign of block and core cells for embedded ASIC[A].IEEE Proc of the Int Confon Test[C]. Washington,USA: 1990, 488-492.
9HARROD P. Testing reusable IP-A case study[A].Proc of IEEE Int Conf on Test[C]. Atlantic City,USA: 1999, 493-498.
10BHATTACHARYA D. Hierarchical Test access architecture for embedded cores in an integrated circuit [A]. 16th IEEE Proc of Sym on VLSI Test [C].Monterey, California, USA:1998, 8-14.
