期刊文献+

Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET

双栅动态阈值SOI nMOSFET数值模拟(英文)
在线阅读 下载PDF
导出
摘要 A novel planar DGDT FDSOI nMOSFET is presented, and the operation mechanism is discussed. The device fabrication processes and characteristics are simulated with Tsuprem 4 and Medici. The back-gate n-well is formed by implantation of phosphorus at a dosage of 3 × 10^13 cm^-2 and an energy of 250keV and connected directly to a front-gate n^+ polysilicon. This method is completely compatible with the conventional bulk silicon process. Simulation results show that a DGDT FDSOI nMOSFET not only retains the advantages of a conventional FDSOI nMOSFET over a partially depleted (PD) SOI nMOSFET--that is the avoidance of anomalous subthreshold slope and kink effects but also shows a better drivability than a conventional FDSOI nMOSFET. 提出了新型全耗尽SOI平面双栅动态阈值nMOS场效应晶体管,模拟并讨论了器件结构、相应的工艺技术和工作机理.对于nMOS器件,背栅n阱是通过剂量为3×1013cm-2,能量为250keV的磷离子注入实现的,并与n+前栅多晶硅直接相连.这项技术与体硅工艺完全兼容.通过Tsuprem4和Medici模拟,发现全耗尽SOI平面双栅动态阈值nMOSFET保持了传统全耗尽SOI nMOSFET的优势,消除了反常亚阈值斜率和kink效应,同时较传统全耗尽SOI nMOSFET有更加优秀的电流驱动能力和跨导特性.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第1期35-40,共6页 半导体学报(英文版)
关键词 double-gate structure dynamic threshold FDSOI NMOSFET 双栅结构 动态阈值 全耗尽绝缘体上硅 nMOS场效应晶体管
  • 相关文献

参考文献14

  • 1Jin W,Chan P C H,Chan M. On the power dissipation in dynamic threshold silicon-on-insulator CMOS inverter. IEEE Trans Electron Devices,1998,45(8) : 1717.
  • 2Assaderaghi F, Hu C M,Ko P K, et al. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI.IEEE Trans Electron Devices, 1997,44(3):414.
  • 3Roy K, Mukhopadhyay S, Mahmoodi - Meimand H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 2003 : 305.
  • 4Chen Guoliang, Huang Ru, Design guidelines of nano - scaled SOI-DTMOS device. Solid-State and Integrated Circuits Technology, 2004:295.
  • 5Chang S J,Chang C Y,Chen C,et al, High-performance and high-reliability 80-nm gate-length DTMOS with indium super steep retrograde channel, IEEE Trans Electron Devices,2000 : 2379.
  • 6Solomon P M, Guarini K W, Zhang Y, et al. Two gates are better than one double-gate MOSFET process. IEEE Circuits and Devices Magazine,2003:48.
  • 7Philip Wong H S,Chan K K, Yuan Y,et al, Self-aligned (top and bottom) double-gate MOSFET with 25nm thick silicon channel. IEDM Tech Dig, 1997:427.
  • 8Lin J T,Chang S C,Huang K Y,et al. Recessed multi-gate SOI MOSFET in deep decananometer regime, IEEE International SOI Conference,2001:47.
  • 9Losavio A,Crivelli B,Cazzaniga F, et al, Oxide damage by ion implantation in silicon. Appl Phys Lett, 1999,74 (17):2453.
  • 10Garrido B, Samitier J, Morante J R, et al. Configurational statistical model for the damaged structure of silicon oxide after ion implantation.Phys Rev B, 1994,49(21):14845.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部