期刊文献+

二维和三维集成电路的热阻计算 被引量:4

Computation of Thermal Resistance for 2D-and 3D-IC's
在线阅读 下载PDF
导出
摘要 聚焦芯片功耗密度、水平互连焦耳热和垂直互连焦耳热三种温升因素,构造二维和三维集成电路的热阻分析模型,基于2003年国际半导体技术发展路线图(2003-ITRS),计算二维和三维集成电路的热阻和温升参数,给出热阻二维图和温升三维图。分析结论为热阻参数是严重影响二维和三维集成电路发展的瓶颈。 Focusing on three factors of chip power density, horizontal and vertical interconnection joule heating, models for computing thermal resistance of 2D- and 3D-IC's are constructed. Based on 2003-ITRS data, thermal resistance and temperature increase parameters of 2D- & 3D-IC's are calculated. Thermal resistance plot of 2D-IC and temperature increase plot of 3D-IC's are presented. It is concluded that thermal resistance parameter is the bottle- neck in the development of 2D- &- 3D-IC's.
作者 李文石
出处 《微电子学》 CAS CSCD 北大核心 2005年第5期482-485,共4页 Microelectronics
基金 江苏省教育厅自然科学研究基金资助项目(04KJB310126)
关键词 热阻 温升 模型 三维集成电路 Thermal resistance Temperature increase Model 3-D integrated circuit
  • 相关文献

参考文献6

  • 1Sze S M. Semiconductor devices, physics and technology[M]. 2nd Ed. USA: A John Wiley& Sons, Inc. 2002. 1-23.
  • 2李文石,钱敏,黄秋萍.三维微电子学综述[J].微电子学,2004,34(3):227-230. 被引量:8
  • 3Rabaey J M, Chandrakasan A, Nikolic B. Digital integrated circuits, a design perspective[M]. 2nd Ed. USA: Pearson Education Inc. 2003. 63-64.
  • 4Davis J A. Interconnect limits on gigascale integration (GIS) in the 21st century[J]. Proc the IEEE, 2001, 89(3): 305.
  • 5Campbell S A. The science & engineering of microelectronic fabrication[M]. USA: Oxford University Press, Inc. 2001. 425-426.
  • 6Li W-S. 3D-IC performance computing of single-gate SOI CMOS inverter[A]. 7th Int Conf Solid-State and Integrated-Circuit Technol[C].Beijing,China. 2004. 1046-1048.

二级参考文献18

  • 1Dummer G W A. Electronic inventions (1745-1976)[M]. USA: Pergamon Press, 1977. 100-201.
  • 2Feynman R P. There's plenty of room at the bottom[J]. Microelectromechanical Systems, 1992; 1(1):61-64.
  • 3Moor G E. Cramming more circuits on chips[J].Electronics, 1965; 19(4): 114-117.
  • 4Colinge J P. Silicon-on-Insulator Technology[M].USA: Kluwer Academic Pub, 1991. 3-76.
  • 5Goldstein H. Packages go vertical[J]. IEEE Spectrum, 2001; 38(8): 46-51.
  • 6Chan M. The potential and realization of multi-layers three-dimensional inegrated circuit[A]. Proc the 6th /ICSICT-2001[C]. IEEE Inc, 2001. 40-45.
  • 7Davis J A. Interconnect limits on gigascale integration (GIS) in the 21st century[J]. Proc IEEE, 2001; 89(3): 305.
  • 8Abou-Samra S J. 3D CMOS SOI for high performance computing[A]. ISLPED[C]. UA: IEEE Inc, 1998.54-56.
  • 9Zhang R T. Exploring SOI device structures and interconnect architectures for 3-dimensional integration[J]. DAC, 2001;18(7):846-847.
  • 10Sze S M. Semiconductor devices, physics and technology[M]. USA: John Wiley & Sons, Inc. (2nd Ed). 2002. 1-23.

共引文献7

同被引文献66

引证文献4

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部