期刊文献+

Design and Fabrication of a High-Voltage nMOS Device

高压nMOS器件的设计与研制(英文)
在线阅读 下载PDF
导出
摘要 High-voltage nMOS devices are fabricated successfully and the key technology parameters of the process are optimized by TCAD software. Experiment results show that the device's breakdown voltage is 114V, the threshold voltage and maximum driven ability are 1.02V and 7.5mA(W/L = 50), respectively. Experimental results and simulation ones are compared carefully and a way to improve the breakdown performance is proposed. 根据TCAD软件模拟的最优工艺条件成功研制了高压nMOS器件.测试结果表明器件的击穿电压为114V,阈值电压和最大驱动能力分别为1.02V和7.5mA(W/L=50).详细比较了器件的模拟结果和测试数据,并且提出了一种改善其击穿性能的方法.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第8期1489-1494,共6页 半导体学报(英文版)
基金 国家重点基础研究发展计划资助项目(批准号:2003CB314705)~~
关键词 high-voltage nMOS devices SIMULATION FABRICATION 高压nMOS器件 模拟 制造
  • 相关文献

参考文献10

  • 1Hussein Ballan, Michel Declercq. High voltage devices and circuits in standard CMOS technologies. Kluwer AcademyPublisher, 1999:1
  • 2Baliga B J. The future of power semiconductor device technology. Proceeding of the IEEE,2001,89(6) :822
  • 3刘奎伟,韩郑生,钱鹤,陈则瑞,于洋,饶竞时,仙文岭.兼容标准CMOS工艺的高压器件设计与模拟[J].Journal of Semiconductors,2003,24(7):758-762. 被引量:3
  • 4Kim J,Park M Y,Kang J Y,et al. Integration of 5-V CMOS and high-voltage devices for display driver applications. ETRI Journal, 1998,20(1): 37
  • 5Moncoqut D,Farenc D,Rossel P,et al. LDMOS transistor for smart power circuits:modeling and design. IEEE, 1996
  • 6何进,张兴,黄如,王阳元.平面结场板结构表面场分布的二维解析[J].Journal of Semiconductors,2001,22(7):915-918. 被引量:2
  • 7He Jin, Zhang Xing. Analytical model of surface field distribution and breakdown voltage for RESURF LDMOS transistor.Chinese Journal of Semiconductors,2001,22(9) :1102
  • 8TCAD manual. TSUPREM-4 Version 6.6. MEDICI Version4.1
  • 9Sun Weifeng, Wu Jianhui, Lu Shengli, et al. High-voltage power integrated circuit technology using bulk-silicon for plasma display panels data driver IC. Microelectronics Engineering,2004,71:112
  • 10N艾罗拉 著 张兴 李映雪 译.用于VLSI模拟的小尺寸MOS器件模型--理论与实践[M].北京:科学出版社,1999.277.

二级参考文献10

  • 1Bassin C, Ballan H, Declercq M. High voltage devices for 0.5/μm standard CMOS technology. IEEE Electron Device Lett, 2000,121(1) :40.
  • 2Ballan H, Declercq M. High voltage devices and circuits in standard CMOS technologies. Kluwer Academic Publisher,1999.
  • 3Appels J A, Vaes H M J. High voltage thin layer devices(resurf devices). In :Proceedings of 25th Int Electron Devices Meeting, 1979 : 238.
  • 4He Jin, Zhang Xing, Huang Ru, et al. 2-Dimensional analysis of surface electric field proflie of planar junction with singlestep field-plate termination structure. Chinese Journal of Semiconductors, 2001,22(7):915 (in Chinese )
  • 5Wolf S. Silicon processing for the VLSI era process integration. Lattice Press ,1990.
  • 6Synopsys TCAD manual:TSUPREM-4 Version 2001.4.
  • 7Jin H E,半导体学报,1999年,20卷,612—618页
  • 8Jin H E,半导体学报,1999年,20卷,753—758页
  • 9陈星弼,电子学报,1986年,14卷,36—41页
  • 10Jin H E,Chin J Electron

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部