期刊文献+

基于TMS320C64x DSP的H.264整数变换快速实现方法 被引量:5

A Fast Method to Realize Integer Transform of H.264 Based on TMS320C64x DSP
在线阅读 下载PDF
导出
摘要 基于4×4块的整数变换是H.264的技术亮点之一,介绍了4×4整数变换原理及一种整数变换的快速实现算法。在此基础上提出了一种基于TMS320C64xDSP的整数变换快速实现方法,并着重论述了如何对其进行并行汇编优化,以提高指令的并行度,达到提高程序执行效率的目的,从而提高硬件的可实现性。 Integer transform is one of the important improvements in H.264. In this paper, the principle of 4×4 integer transform and a fast algorithm to realize it are introduced first. Then a fast method to realize the integer transform based on TMS320DM64x is proposed, and the way to optimize the parallel assembly which can make our codes be more efficient is mainly discussed.
出处 《电视技术》 北大核心 2005年第4期17-19,共3页 Video Engineering
基金 安徽省"十五"科技攻关计划项目(01012039) 合肥工业大学科学研究发展基金项目(030504F)
关键词 整数变换 并行汇编 H.264标准 数字信号处理 integer transform parallel assembly H.264 DSP
  • 相关文献

参考文献5

  • 1Wiegand T, Schwarz H. The emerging H.264/AVC standard, www.packetizer.com/codecs/h264/trev_293-Schaefer.pdf, January 2003.
  • 2Joint Video Team(JVT) of ISO/IEC MPEG&ITU-T VCEG.Study of Final Committee Draft of Joint Video Specification.Final Committee Draft, Document JVT-F100, December2002.
  • 3Halbach Till, Mathias Wien. Concepts and performance of next-generation video compression standardization. www.ncesd.org/vc/docs/H264_explained.pdf, October 2002.
  • 4干宗良,李晓蕾.H.264的变换编码和量化过程分析[J].电视技术,2003,27(12):7-9. 被引量:2
  • 5Malvar H, Hallapuro A, Karczewicz M, et al. Lowcomplexity transform and quantization in H.264/avc. IEEE Circuits Syst. Video Technol., 2003, 13(7): 598-603.

二级参考文献2

共引文献1

同被引文献34

  • 1崔岩松,段大高,邓中亮.多宏块模式多参考帧快速搜索算法[J].北京邮电大学学报,2005,28(4):37-40. 被引量:1
  • 2华斌,陈健.DM642 DSP高效率视频编码优化方法[J].微计算机信息,2006,22(07Z):161-163. 被引量:3
  • 3李小红,蒋建国,齐美彬,梁立伟,朱晓东.基于DSP的H.264关键模块技术的研究及实现[J].仪器仪表学报,2006,27(10):1330-1333. 被引量:9
  • 4Hartenstein R. A decade of reconfigurable computing: a visionary retrospective [ C]// 2001 Design, Automation and Test in Europe Conference and Exposition (DATE 2001). Munich: IEEE Press Piscataway, 2001: 642- 649.
  • 5Singh H. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications[J]. IEEE Trans Computers, 2000, 49(5): 465- 481.
  • 6Berekovic M. Mapping of video compression algorithms on the ADRES coarse-grain reconfigurahle array[C]// MSP7 Workshop on Multimedia and Stream Processors. Barcelona: [S.l. ], 2005: 47-52.
  • 7XPP-III processor overview white paper[EB/OL]. 2007- 09-03. http://www, pactxpp, com.
  • 8Li Y, Callahan T, Darnell E, et al. Hardware-software co-design of embedded reconfigurable architectures[C]// Proceedings, 37th Design Automation Conference (DAC 2000). Los Angeles: [S.I. ], 2000: 507-512.
  • 9Lee J, Choi K, Dutt N. Compilation approach for coarsegrained reeonfigurable architectures [J ]. IEEE D&T, 2003 .. 26-33.
  • 10Goldstein S C. PipeRench: a reconfigurable architecture and compiler[J]. Computer, 2000, 33(4): 70-77.

引证文献5

二级引证文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部