期刊文献+

一种2DDCT快速实现方法

A New Method to Implement 2DDCT
在线阅读 下载PDF
导出
摘要 2DDCT用于图象压缩标准,传统实现方法存在计算量大、结构不规则的缺点,需要系统资源较多。本文在DA算法的基础上提出了一种新的实现方法,结构规则,节省系统资源且能有效提高运算速度。 2DDCT architecture is used in most image and video systems.The traditional implementations have the disadvantages of comutation complexity and abnormality configuration and they demand more system resources.Based on the research of DA algorithm,this paper proposes a new method which has the advantage of regular configuration and demands less system resources.The computation speed can be improved obviously.
出处 《信息工程大学学报》 2004年第1期6-9,共4页 Journal of Information Engineering University
基金 国家自然科学基金资助项目(60002003)
关键词 图象压缩 2DDCT DA算法 image compression 2DDCT DA algorithm
  • 相关文献

参考文献10

  • 1[1]Sheu M H,Lee J Y,Wang J F.A high throughput-rate architecture for 8*8 2D DCT[A].Circuits and Systems.ISCAS'93[C].1993,3(5): 1587 -1590.
  • 2[2]Jen Shiun Chiang, Yi-Fang Chiu, Teng-Hung Chang.A high throughput 2-dimensional DCT/IDCT architecture for real-time image and video system[A]. Electronics, Circuits and Systems, 2001. ICECS 2001[C]. 2001,2(2): 867 -870.
  • 3[3]Tian-Sheuan Chang,Chin-Sheng Kung, Chein-Wei Jen.A simple processor core design for DCT/IDCT[J].Circuits and Systems for Video Technology,IEEE Transactions on,2000,10(3):439 -447.
  • 4[4]Kiryukhin G,Celenk M.Implementation of 2D-DCT on XC4000 series FPGA using DFT-based DSFG and DA architectures[A].Image Processing International Conference on[C].2001,3(3): 302-305.
  • 5[5]Yuk Ying Chung,Bergmann N W.Implementation of DCT for video compression with reconfigurable technology[A].IEEE Region 10 Annual Conference,Speech and Image Technologies for Computing and Telecommunications[C].1997,2(12):441-444.
  • 6[6]Trainor D W,Heron J P,Woods R F.Implementation of the 2D DCT using a Xilinx XC6264 FPGA[A].Signal Processing Systems[C].1997,541-550.
  • 7[7]Kumar D, Parhi K K. Performance trade-off of DCT architectures in Xilinx FPGAs [A].Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conference on[C].1999,1(1):579 -583.
  • 8[8]Mohd-Yusof Z,Suleiman I, Aspar Z.Implementation of two dimensional forward DCT and inverse DCT using FPGA [A].TENCON Proceedings[C].2000,3(3):242-245.
  • 9[9]Agostini L V, Silva I,S, Bampi S. Pipelined fast 2D DCT architecture for JPEG image compression[A]. Ingegrated Circuits and Systems Design[C]. 2001,226 -231.
  • 10[10]White S A. Applications of distributed arithmetic to digital signal processing: a tutorial review[A].ASSP Magazine, IEEE see also IEEE Signal Processing Magazine[C].1989,4-19.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部