期刊文献+

网络处理器的分析与研究 被引量:62

Analysis and Research on Network Processor
在线阅读 下载PDF
导出
摘要 目前,网络在提高链路速率的同时出现了大量的新协议及新服务,而传统的网络设备一般采用专用硬件芯片或者基于纯粹的软件方案,很难兼顾性能与灵活性两方面的要求.为此,一种并行可编程的网络处理器被引入到路由器(交换机)的处理层面.它基于ASIP技术对网络程序处理进行了优化,同时还兼有硬件和软件两种方案的特点.网络处理器的出现将经典的存储-转发结构变为存储-处理-转发,这为复杂的QoS控制和负载处理提供了可能.从网络处理器本身及其应用两个角度出发,介绍了相关的研究工作,分析了系统特点和面临的挑战,并展望其未来的发展方向. Nowadays the most salient trend with network is the increase in data rates while there is significant effort in developing new protocols and services. However, the traditional network devices which are custom logic based or pure software based, could hardly satisfy both performance and flexibility requirements. To overcome this obstacle, the parallel and programmable network processors have been involved into processing path of routers (switch). Besides network processors which are built on ASIP technology and optimized for network applications, possess the characteristic of hardware and software solution simultaneously. Network processors extend the classic store-and-forward pattern to store-process-and-forward, which makes room for complex QoS control and payload processing. In this paper, the related research work is introduced from two aspects, system and application, and the system issues and challenges of network processors are analyzed. In the end, the future evolution of network processors and associate researches are also speculated.
出处 《软件学报》 EI CSCD 北大核心 2003年第2期253-267,共15页 Journal of Software
基金 国家自然科学基金2001AA112080 国家高技术研究发展计划 国家重点基础研究发展规划(973)) Intel公司IXA大学研究项目~~
关键词 网络处理器 计算机网络 并行处理 路由器 服务质量 network processor parallel processing latency hiding QoS control resource scheduling
  • 相关文献

参考文献67

  • 1[1]Shimonishi H, Murase T. A network processor architecture for flexible QoS control in very high-speed line interfaces. In: Proceedings of the 2001 IEEE Workshop on High Performance Switching and Routing (HPSR 2001). Dallas: IEEE Computer Society Press, 2001.402~406.
  • 2[2]Blake S, Black D, Carlson M, Davies E, Wang Z, Weiss W. An architecture for differentiated services. IETF RFC 2475, 1998.
  • 3[3]Floyd S, Jacobson V. Random early detection gateways for congestion control. IEEE/ACM Transactions on Networking, 1993, 1(4):397~413.
  • 4[4]Thiele L, Chakraborty S, Gries M, Künzli S. Design space exploration of network processor architectures. In: Patrick C, et al., eds. Proceedings of the 8th International Symposium on High Performance Computer Architecture. Cambridge, MA: Morgan Kaufmann Publishers, 2002.
  • 5[5]Wolf T, Franklin MA, Spitznagel E. Design tradeoffs for embedded network processors. Technical Report, WUCS-00-24, St. Louis: Department of Computer Science, Washington University, 2000.
  • 6[6]Karlin S, Peterson L. VERA: an extensible router architecture. Computer Networks, 2002,38(3):277~293.
  • 7[7]Wolf T, Franklin MA. CommBench-a telecommunica-tions benchmark for network processors. In: Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. Austin, TX, 2000. 154~162.
  • 8[8]Hecht J. Wavelength division multiplexing.1999. http://www.technologyreview.com/articles/hecht0399.asp.
  • 9[9]Memik G, Mangione-Smith B, Hu W. NetBench: a benchmarking suite for network processors. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD). San Jose: IEEE Computer Society Press, 2001. 39~43.
  • 10[10]Shah N. Understanding network processors [MS. Thesis]. Berkeley: Department of Electrical Engineering and Computer Sciences, University of California, 2001.

同被引文献305

引证文献62

二级引证文献96

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部