期刊文献+

钟控神经MOS晶体管的建模及其电路仿真 被引量:4

Modeling of Clock-controlled NeuMOS and Simulation of Clock-controlled NeuMOS IC
在线阅读 下载PDF
导出
摘要 神经 MOS晶体管 (简称 Neu MOS)是最近才发明出来的一种高功能度的多输入多阈值的新型 MOS器件。在其十年的发展历程中 ,一些新型结构又被陆续提出 ,以期获得更加优越的性能。文中建立了一种新型Neu MOS即钟控 Neu MOS晶体管的 PSPICE子电路模型 (库 ) ;并利用该模型对由钟控 Neu MOS晶体管构建的电路进行了实时模拟 ,模拟结果与电路特性的实测结果有很好的吻合 ,因此可证明建立的子电路模型 (库 )可用于钟控 Neu MOS晶体管电路的设计和模拟验证。 The neuron MOS transistor(also called NeuMOS for short)is a recently invented device with high functionality,which has a number of input gates and threshold voltages.During its history of 10 years,some new architectures have been developed to gain more ideal performance.This paper emphasizes the model of clock-controlled NeuMOS.In addition,by using the newly developed sub-circuit model and its library,some NeuMOS ICs consisting of the above architecture published in literatures are simulated.The simulation results are compared with measured results and verify the accuracy and practicality of the proposed sub-circuit model and its library.The compared results show that the newly developed sub-circuit model and its library can be used as effective tool for design and simulation of NeuMOS IC.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2003年第1期89-95,共7页 Research & Progress of SSE
关键词 神经MOS晶体管 建模 电路仿真 神经金属-氧化物-半导体晶体管 钟控神经晶体管 子电路模型 模拟行为建模功能 浮栅电势 Neuron MOS transistor clock-controlled NeuMOS modeling sub-circuit model analog behavior modeling
  • 相关文献

参考文献1

  • 1姚立真主编.通用电路模拟技术及软件应用SPICE和PSPICE[M].北京:电子工业出版社,..

共引文献1

同被引文献25

  • 1汪鹏君,方振贤,黄道,吴训威.基于电路定量理论的五值门电路和触发器设计[J].固体电子学研究与进展,2004,24(2):200-204. 被引量:8
  • 2胡俊锋,沈继忠,姚茂群,王柏祥.多值低功耗双边沿触发器设计[J].浙江大学学报(工学版),2005,39(11):1699-1702. 被引量:9
  • 3汪鹏君,郁军军,戴静,黄道.钟控神经MOS管的改进及其在多值电路中的应用[J].电路与系统学报,2006,11(3):26-29. 被引量:4
  • 4杭国强.基于多值逻辑方法的二值神经元MOS电路设计技术[J].Journal of Semiconductors,2006,27(7):1316-1320. 被引量:1
  • 5王毓银.数宇电路逻辑设计[M].北京:高等教育出版社,2005:210-265.
  • 6AU R, YAMASHITA T, SHIBATA T, et al. Neuron MOS multi-valued memory technology for intelligent data processing[C]//The 41st IEEE International Solid-State Circuits Conference. San Francisco:IEEE,1994:270-271.
  • 7SHIBATA T,OHMI T.A functional MOS transistorfeaturing gate-level weighted sum and threshold opera-tions[J].IEEE Transactions on Electron Device,1992,39(6):1444-1455.
  • 8HASLER P,LANDE T S.Overview of floating-gatedevices,circuits,and systems[J].IEEE Transactionson Circuits and Systems-II:Analog and Digital SignalProcessing,2001,48(1):1-3.
  • 9CHAVAN A,MACDONALD E,LIU N,et al.A no-vel floating gate circuit family with subthreshold voltageswing for ultra-low power operation[C]∥Proceedingsof the International Symposium on Circuits and Systems.Seattle:IEEE,2008:3354-3357.
  • 10SRINIVASAN V,SERRANO G J,GRAY J,et al.Aprecision CMOS amplifier using floating-gate transistorsfor offset cancellation[J].IEEE Journal of Solid-StateCircuits,2007,42(2):280-291.

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部