期刊文献+

支持优先级的高速交换开关缓冲队列分析与设计 被引量:4

A Priority Buffering Queue Architecture in High-Speed Switch
在线阅读 下载PDF
导出
摘要 缓冲队列在交换开关中起着重要的作用。为了使交换开关的调度更加灵活有效,可以采用硬件方法实现缓冲排队。为了支持QOS,还有必要设计一种支持优先级的排队机制。该文在研究已有的缓冲排队方案基础上,提出一种支持优先级FIFO排队的硬件体系结构PFQ(PriorityFIFOQueue)。PFQ借鉴了移位寄存器的基本思想,按链表形式组织每个FIFO队列,通过设置高速局部总线,有效解决了头信元阻塞问题。使得采用PFQ的交换开关可以实现更加灵活的调度算法。模拟结果表明PFQ具有灵活、高效、硬件代价较低并且实现简单的优点。 It is evident that an efficient buffering and queueing scheme play a key role in the performance of the switch.In order to make the schedulers flexible and effective,it is necessary to implement buffering queue by hardwardware.Moreover to guarantee quality of service(QoS),it is necessary to design a buffering queue architecture that supports priority schedule.This paper proposes a priory FIFO queue architecture PFQ after studying conventional buffering and queueing techniques.It is based on the basic idea of shift register.Each priority FIFO queue is organized as a linked list.It solves the HOL(Head of Line)problem efficiently by setting the high-speed local bus.Using PFQ in the switch,a much more flexible scheduling algorithm can be adopted.Simulation results show that PFQ is highly flexible and efficient at a low hardware expense.
出处 《计算机工程与应用》 CSCD 北大核心 2003年第1期128-131,共4页 Computer Engineering and Applications
关键词 优先级 高速交换开关 缓冲队列 分析 设计 路由器 硬件排队 INTERNET FIFO,priority,buffering and queueing,PFQ,priority scheduling
  • 相关文献

参考文献11

  • 1[1]S Keshav,R Sharma. Issues and trends in router design[J].IEEE Communication Magazine, 1998; (3)
  • 2[2]Henry C B et al.A Framework for Optimizing the cast and Performance of Next-Generation IP Routers[J].IEEE Journal on Selected Areas in Communications,1999;(6)
  • 3[3]V P Kumar et al. Beyond best effort:Router architectures for the differentiated services of tomorrow's Internet[J].IEEE Communication magazine, 1998
  • 4[4]Nick McKeown et al. High Performance Switching(Proposal to Texas Instruments ).http://tiny_tera.stanford.edu/~nickm/papers.html
  • 5[5]Rajeev Sivaram et al. Implementing Multidestination Worms in Switch Based Parallel Sytems[C].In:Proceedings of the 24th ACM/IEEE International Symposium on Computer Architure,1997
  • 6[6]Nick McKeown et al.Achieving 100% Throughput in an Input-Queued Switch[C].In :Proceedings of IEEE Infocom '96,1996
  • 7[7]Craig Partridge et al.A 50-Gbps IP router[J].IEEE/ACM Trans on Networking, 1998; (3)
  • 8[8]Adisak Mekkittikul et al.A Practical Scheduling Algorithm to Achieve 100% Throughput in Input-Queued Switches[C].In : Proceedings of IEEE Infocom'98,1998
  • 9[9]Cisco 12016 Gigabit Switch Router data sheet.http://www, cisco.com
  • 10[10]Carson et al.An Architecture for Differentiated Services[S].IETF RFC 2475

同被引文献16

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部