期刊文献+

ATE在FPGA测试中的应用与优化研究

Application and Optimization Research of ATE in FPGA Testing
在线阅读 下载PDF
导出
摘要 现场可编程门阵列(Field Programmable Gate Array,FPGA)芯片因其体积小、能耗低、性能好和可反复编程等优点已成为电子系统设计的主流。随着芯片复杂度和集成度越来越高,对于电子元器件的可靠性试验和筛选的要求也越来越高,FPGA的测试需求变得尤为迫切。以Xilinx公司的XC7VX690T系列FPGA芯片为研究对象,以“分治法”和“一维阵列”为基本测试思路,对该FPGA芯片可编程逻辑模块(CLB)和输入输出模块(IOB)的内部结构和功能特性进行深入分析和探讨,并通过在Advantest公司V93000自动测试设备上实现最大矢量深度扩展,验证了所提出的测试方法的可行性。 The Field Programmable Gate Array(FPGA)chips have become mainstream in electronic system design due to their small size,low power consumption,excellent performance,and reprogrammability.As the complexity and integration of chips continue to increase,the demands for reliability testing and screening of electronic components are also rising,making the testing requirements for FPGAs particularly urgent.This study focuses on the Xilinx XC7VX690T series FPGA chip and employs a“divide-and-conquer”approach along with a"one-dimensional array"as the basic testing strategy,which conducts an in-depth analysis and discussion of the internal structures and functional characteristics of the modules of the FPGA chip:the Configurable Logic Blocks(CLB)and Input/Output Blocks(IOB).Additionally,the feasibility of the proposed testing methods is verified by implementing maximum vector depth expansion on the Advantest V93000 automatic test equipment.
作者 安翔 黄健 李岱林 陈诚 王建超 AN Xiang;HUANG Jian;LI Dai-lin;CHEN Cheng;WANG Jian-chao(China Key System&Integrated Circuit Co.,Ltd.)
出处 《中国集成电路》 2025年第7期73-77,共5页 China lntegrated Circuit
关键词 FPGA测试 ATE 配置矢量 XILINX FPGA test ATE configuration vector Xilinx
  • 相关文献

参考文献4

二级参考文献115

  • 1唐恒标,冯建华,冯建科.基于测试系统的FPGA逻辑资源的测试[J].微电子学,2006,36(3):292-295. 被引量:13
  • 2Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 3Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 4Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 5Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 6Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 7Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 8Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 9Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.
  • 10Frohman-Dentchkowsky D. A fully-decoded 2048-bit electrically programmable MOS ROM. IEEE International Solid State Circuits Conference Digest of Technical Papers, Philadelphia, 1971: 80-81.

共引文献244

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部