期刊文献+

一种单引脚修调电路的设计 被引量:4

Design of a Single-Pin Trimming Circuit
原文传递
导出
摘要 使用一次可编程结构对关键参数进行修调是提升集成电路精度及成品率的一种常用方法。但是,传统的修调电路采用I^2C等通信协议来控制修调过程,需要占用较多的集成电路引脚资源。因此,提出了一种使用归零码码型设计的新型数字修调控制电路,仅需一个芯片引脚,即可实现修调数据的传输及对修调过程的控制。该电路已成功应用于一款过压保护芯片中,使用该修调电路对芯片的参数进行校正并测试。结果表明,其关键性能参数基准电压和过压阈值的标准差由修调前的14 mV和110 mV降低至8 mV和49 mV,并且芯片的成品率由80%提升至99%以上。 It is a common method to improve the accuracy and yield of the integrated circuit to trim the key parameters with a one-time programmable structure.However,the conventional trimming circuits control the trimming process based on I^2C or other communication protocols,which requires more integrated circuit pin resources.Therefore,a new digital trimming control circuit with the return-to-zero code was proposed,which can realize the transmission of trimming data and control of the trimming process with only one pin.The circuit has been successfully applied to an overvoltage protection chip,and the chip parameter were calibrated and tested by the trimming circuit.The results show that the standard deviations of the reference voltage and overvoltage threshold are reduced from 14 mV and 110 mV before trimming to 8 mV and 49 mV,and the yield of the chip is increased from 80%to above 99%.
作者 李晶 汪西虎 许建蓉 Li Jing;Wang Xihu;Xu Jianrong(School of Electronic Engineering,Xi'an University of Posts and Telecommunications,Xi'an 710121,China)
出处 《半导体技术》 CAS 北大核心 2020年第11期828-833,共6页 Semiconductor Technology
基金 陕西省自然科学基础研究计划资助项目(2020JM-583)。
关键词 集成电路 数字修调控制电路 一次可编程(OTP)结构 修调 归零码 integrated circuit digital trimming control circuit one time programmable(OTP)structure trim return-to-zero code
  • 相关文献

参考文献3

二级参考文献17

  • 1姚亚峰,陈建文,黄载禄.嵌入式系统中EEPROM接口及控制电路设计[J].半导体技术,2007,32(4):328-331. 被引量:13
  • 2BROKAW A. A simple three-terminal IC bandgap reference [J].IEEE J Sol Sta Circ, 1974, 9(6): 388- 393.
  • 3RINCON-MORA G A. Voltage references: from diodes to precision high-order bandgap circuit[M]. Hoboken: Wiley, 2001: 121.
  • 4ANDREOU C M, KOUDOUNAS S, GEORGIOU J. A novel wide temperature range, 3.9 ppm/*C CMOS bandgap reference circuit [J]. IEEE J Sol Sta Circ, 2012, 47(2): 574-581.
  • 5YAN N,TAN X,ZHAO D X, et al. An ultra-Iow-powerembedded EEPROM for passive RFID tags [ J ]. ChineseJournal of Semiconductors, 2006, 27 (6): 994-998.
  • 6JOLLY R D,TESCH R,CAMPBELL K J, et al. A35-ns 64 K EEPROM [ J]. IEEE Journal of Solid-State Cir-cuits ,1985, 20 (5): 971-978.
  • 7FANG Y. Research and design of temperature compensa-ted crystal oscillator [ D ]. Wuhan : Wuhan University ofScience and Technology, 2013.
  • 8YANG G, ZHAO Q Z. Use design compiler to carry outa comprehensive summary of logic [ J]. Microprocessor,2010,31 (5): 32-34.
  • 9李磊.深亚微米高性能数字ASIC芯片的后端设计[D].成都:电子科技大学,2008.
  • 10LI L. Back end design of deep sub micron high perfor-mance digital ASIC chip [ D]. Chengdu: Electronic Scie-nce and Technology University, 2008.

共引文献7

同被引文献30

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部