期刊文献+

一种应用于多相同步降压型DC/DC的误差放大器 被引量:1

An Error Amplifier for Multiphase Synchronous Step-down DC/DC Regulator
原文传递
导出
摘要 提出了一种适用于多相同步降压型DC/DC稳压器的高增益误差放大器。为解决DC/DC稳压器在多相级联驱动同一个负载时电流不能均分的问题,在主从控制法基础上设计了差分驱动电路,保证各级误差放大器输出电压绝对值相等。同时设计了内外补偿电路,对稳压器在不同工作方式下进行补偿。基于0.18μm BCD工艺对电路进行仿真,仿真结果表明,电源电压为3.3 V时,误差放大器增益为69.47 dB、相位裕度为49.99°、动态输入范围为0~0.62 V。测试结果表明,负载电流为10 A时,并联稳压器输出电感电流为5 A、相位差为180°,且稳压器具有较好的稳定性。 A high gain error amplifier for a multiphase synchronous step-down DC/DC regulator was proposed.In order to solve the problem that the current could not be equally shared when the multiphase cascade DC/DC regulator drived the same load,the differential drive circuit was designed based on the master-slave control method to ensure the absolute values of the output voltages of the error amplifiers were equal.Internal and external compensation circuits were designed to compensate the regulator in different working modes.The circuit was simulated based on a 0.18μm BCD process.The simulation results show that when the power supply voltage is 3.3 V,the error amplifier gain is 69.47 dB,the phase margin is 49.99°,and the dynamic input range is 0~0.62 V.The test results show that when the load current is 10 A,the output voltage of the shunt regulator is 5 A,the phase difference is 180°,and the regulator has good stability.
作者 李新 朱红萍 赵正超 洪婷 张美娟 LI Xin;ZHU Hongping;ZHAO Zhengchao;HONG Ting;ZHANG Meijuan(School of Information Science and Engineering,Shenyang University of Technology,Shenyang,110870,CHN;Beijing Galleric Electronics Inc,Beijing,100071,CHN)
出处 《固体电子学研究与进展》 CAS 北大核心 2020年第2期131-137,共7页 Research & Progress of SSE
关键词 误差放大器 电流均分 多相级联 内外补偿 error amplifier current sharing multiphase cascade internal and external compensation
  • 相关文献

参考文献3

二级参考文献14

  • 1张胜辉,郭海军,石文国.并联均流高频开关电源的研究[J].国外电子元器件,2004(11):20-22. 被引量:11
  • 2蔡宣三.并联开关电源的均流技术[J].电工电能新技术,1995,14(3):12-16. 被引量:13
  • 3张军明,谢小高,吴新科,钱照明.DC/DC模块有源均流技术研究[J].中国电机工程学报,2005,25(19):31-36. 被引量:58
  • 4郑耀添.并联均流技术在高频开关电源中的应用研究[J].微电子学与计算机,2006,23(6):169-171. 被引量:19
  • 5Behzad Razavi.模拟CMOS集成电路设计[M].陈贵灿,程军,张瑞智,等译.西安:西安交通大学出版社,2003:9-31.
  • 6孙刚.开关电源未来发展趋势的讨论[J].电子工程师,2002,35:45-46.
  • 7Abranham I Pressman著,王志强等译.开关电源设计(第二版)[M].北京:电子工业出版社,2005.7-16.
  • 8Phillip E Ellen,Douglas R Holberg著,冯军,李志群译.CMOS模拟集成电路设计[M].北京:电子工业出版社,2006.162-166.
  • 9Behzad Razav著,陈贵灿,程军,张瑞智等译.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003.109-110.
  • 10Jie Yah, Randall L, Geiger. A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design[C]. Roe 43^rd IEEE Midwest Symp on Circuit and system, Learning MI. 8-11.

共引文献4

同被引文献2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部