期刊文献+

Trace Software Pipelining

Trace Software Pipelining
原文传递
导出
摘要 Global software pipelining is a complex but efficient compilation technique to exploit instruction-level parallelism for loops with branches. This paper presents a novel global software pipelining technique, called Thace Software Pipelining,targeted to the instruction-level parallel processors such as Very Long Instruc-tion Word (VLIW) and superscalar machines. Thace software pipelining applies a global code scheduling technique to compact the original loop body. The re-sulting loop is called a trace software pipelined (TSP) code. The trace softwrae pipelined code can be directly executed with special architectural support or call be transformed into a globally software pipelined loop for the current VLIW and superscalar processors. Thus, exploiting parallelism across all iterations of a loop can be completed through compacting the original loop body with any global code scheduling technique. This makes our new technique very promis-ing in practical compilers. Finally, we also present the preliminary experimental results to support our new approach. Global software pipelining is a complex but efficient compilation technique to exploit instruction-level parallelism for loops with branches. This paper presents a novel global software pipelining technique, called Thace Software Pipelining,targeted to the instruction-level parallel processors such as Very Long Instruc-tion Word (VLIW) and superscalar machines. Thace software pipelining applies a global code scheduling technique to compact the original loop body. The re-sulting loop is called a trace software pipelined (TSP) code. The trace softwrae pipelined code can be directly executed with special architectural support or call be transformed into a globally software pipelined loop for the current VLIW and superscalar processors. Thus, exploiting parallelism across all iterations of a loop can be completed through compacting the original loop body with any global code scheduling technique. This makes our new technique very promis-ing in practical compilers. Finally, we also present the preliminary experimental results to support our new approach.
出处 《Journal of Computer Science & Technology》 SCIE EI CSCD 1995年第6期481-490,共10页 计算机科学技术学报(英文版)
关键词 Instruction-level parallelism fine-grain parallelism software pipelining loop scheduling Very Long Instruction Word (VLIW) superscalar processor Instruction-level parallelism, fine-grain parallelism, software pipelining, loop scheduling, Very Long Instruction Word (VLIW), superscalar processor
  • 相关文献

参考文献5

  • 1王剑,1994年
  • 2王剑,Int J Parallel Programming,1994年,22卷,3期,357页
  • 3王剑,J Comput Sci Technol,1994年,9卷,2期,128页
  • 4Luo Yuhua,计算机学报,1993年,16卷,9期
  • 5Su Bogong,Proc of the 24th International Symposium and Workshop on Microprogramming and Microarchitercture,1991年

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部