期刊文献+

用于双陀螺组合的DC/DC模块失效分析

Failure Analysis of DC/DC Module for Double-Gyro Combination
原文传递
导出
摘要 针对应用在双陀螺组合中的DC/DC模块输入级VDMOS内引线熔断、输出级整流二极管发生短路的问题进行了失效分析。通过分析可知,DC/DC模块失效是由于其输出端整流二极管击穿短路,导致输入端电流异常增大,致使VDMOS的源极内引线过流熔断。通过对故障树进行试验和排查,整流二极管击穿是由于DC/DC模块瞬时启动重载使模块内部功率调节时产生个别幅度较高的电压毛刺;并且两路陀螺组合同时启动时,电源母线负载较大致使输入端的电压波动较大;加之整流二极管能量耐受力不够,三方面的原因共同造成DC/DC模块整流二极管被电压击穿,从而引发DC/DC模块失效。此外,根据失效原因提出了在DC/DC模块输出整流二极管两端并联RC吸收网络的改进措施。 Failure analysis of DC/DC module used in double-gyro combination was carried out to solve the problems of internal lead fusing in input stage of VDMOS and rectifier diode short circuit in output stage. Based on analysis,the reasons of the DC/DC module failure was the breakdown of the output rectifier diode,which lead to the abnormal increase of the input current and the over-current fuse of the source interconnection of the VDMOS. It was shown by fault tree and experiments that three reasons were responsible for the breakdown of the rectifier diode. Firstly,with the startup heavy load of the DC/DC module,there were some high-amplitude voltage burrs resulted from internal power regulation. Secondly,when the two gyros were combined to start at the same time,heavy loads of the power bus increased the fluctuation of the input voltage. Finally,the permissible power of the rectifier diode was not enough. The three reasons caused the breakdown of the rectifier diode,resulting in the failure of the DC/DC module.In addition,the improvement measure of RC absorption network that was added in parallel with the output rectifier diode of DC/DC module was presented according to the failure reason.
作者 孔泽斌 廉鹏飞 张辉 杨亮亮 姬青 Kong Zebin;Lian Pengfei;Zhang Hui;Yang Liangliang;Ji Qing(No.808 Institute,Shanghai Academy of Spaceflight Technology,Shanghai 201109,China)
出处 《半导体技术》 CAS CSCD 北大核心 2018年第10期795-800,共6页 Semiconductor Technology
基金 XXX领域预先研究项目(050401)
关键词 DC/DC模块 整流二极管 失效分析 启动重载 能量耐受力 DC/DC module rectifier diode failure analysis startup heavy load permissible power
  • 相关文献

参考文献1

二级参考文献11

  • 1顾靖,王珺,陆震,俞宏坤,肖斐.芯片叠层封装的失效分析和热应力模拟[J].Journal of Semiconductors,2005,26(6):1273-1277. 被引量:24
  • 2Desbiens D. Trends in power semiconductor packaging. Proceedings of the 6th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005 : 6.
  • 3Huang C Y. Simulation prediction of electrothermal behaviors of ESD N/PMOS devices. Solid-State Electron, 2005,49 : 1925.
  • 4Eveloy V,Hwang Y C,Pecht M G. The effect of electrostatic discharge on electrical overstress susceptibility in a gallium arsenide MESFET-based device. IEEE Trans Device Mater Reliab, 2007, 7:200.
  • 5Kuzm J, Pogany D, Gornik E. Electrical overstress in AIGaN/GaN HEMTs: study of degradation processes. Solid-State Electron, 2004,48 : 271.
  • 6Chang J, Wang L, Dirk J. Finite element modeling predicts the effects of voids on thermal shock reliability and thermal resistance of power device. Welding Journal, 2006,85 (3) : 63.
  • 7Ishiko M, Usui M, Ohuchi T, et al. Design concept for wire-bonding reliability optimization by optimizing position in power devices. Microelectronics Journal, 2006,37 : 263.
  • 8Irving S, Liu Y,Almagro E I V, et al. An effective method for improving IC package die failure during assembly punch processing. Proceedings of the 6th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in MicroElectronics and Micro-Systems, 2005 : 227.
  • 9Xue Ming,Frankie L. A quantitative study of die crack in leaded IC package. Electronics Packaging Technology Conference,2006 : 733.
  • 10Shen C C,Kefner A R Jr,Berning D W,et al. Failure dynamics of the IGBT during turn-off for unclamped inductive loading conditions. IEEE Transactions on Industry Applications, 2000,30 (2): 04.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部