期刊文献+

极限温度下CBGA焊点热冲击疲劳寿命预测 被引量:19

Life prediction of CBGA soldered joints under extreme temperature thermal shock
在线阅读 下载PDF
导出
摘要 深空探测的环境多为极低温大温变环境,研究电子器件在此极限条件下的可靠性具有重要意义.采用多线性等向强化(MISO)本构模型描述Sn63Pb37和Sn96.5Ag3.0Cu0.5(SAC305)焊料的力学本构行为,分析陶瓷球栅阵列(ceramic ball grid array,CBGA)焊点阵列在极限温度(-180^+150℃)热冲击载荷下的应力应变分布情况,最后根据基于能量的Darveaux疲劳模型预测CBGA焊点的热冲击疲劳寿命.结果表明,局部热失配导致应力最大点出现在边角焊点陶瓷载体一侧的焊盘与钎料界面,极限温度热冲击载荷下焊点的疲劳寿命远低于标准温度循环载荷下的疲劳寿命. Deep space exploration requires operations under extreme cold temperature and wide temperature range condition. Thus,it is significant to inestigate the reliability of electronic device under such condition. In this study,multilinear isotropic hardening( MISO) model was used to describe the mechanical behavior of Sn63Pb37 and Sn96.5Ag3.0Cu0.5 solders,the stress and strain distribution of soldered joints under extreme temperature thermal shock were obtained. In the end,the thermal fatigue life of CBGA was predicted by Darveaux energy model. The results showed that the maximum stress caused by a local stress condition was located in the interface of pad on the package side and solder. Fatigue life of soldered joints under extreme temperature thermal shock was much lower than that of soldered joints under thermal cycling with standard temperature range.
出处 《焊接学报》 EI CAS CSCD 北大核心 2017年第10期93-97,共5页 Transactions of The China Welding Institution
基金 上海航天科技创新基金资助项目(SAST201465)
关键词 陶瓷球栅阵列 极限温度 热冲击 疲劳寿命 有限元 CBGA extreme temperature thermal shock fatigue life finite element method
  • 相关文献

参考文献3

二级参考文献25

  • 1周文凡,田艳红,王春青.BGA焊点的形态预测及可靠性优化设计[J].电子工艺技术,2005,26(4):187-191. 被引量:7
  • 2Amagai M, Sanko H, Maeda T, et al. Development of chip scaleter package for cen pad devices[ C]// Proceedings of the 47th IEEE Electronic Components Technology Conference, San Jose, USA, 1997:664 - 670.
  • 3Amagai M. Chip scale package (CSP) solder joint reliability and modeling [J]. Microelectronics Reliability, 1999, 39(4) : 463 - 447.
  • 4Tee T Y, Ng H S, Zhong Z W. Board level solder joint reliability analysis of stacked die mixed flip-chip and wirebond BGA [J]. Microelectronics Reliability, 2006, 46(12): 2131- 2138.
  • 5Li X Y, Wang Z S. Thermo-fatigue life evaluation of SnAgCu solder joints in flip chip assemblies [ J ]. Materials Processing Technology, 2007, 183(1): 6- 12.
  • 6Yan K W, Johnson R W, Stapleton R, et al. Double bump flip- chip assembly [ J ]. IEEE Transactions on Electronics Packaging Manufacturing, 2006, 29(2) : 119 - 133.
  • 7Ong J M G, Tay A A O, Zhang X, et al. Optimization of the ther- momechanical reliability of a 65 nm Cu/low-K large-die flip chip package [ J ]. IEEE Transactions on Components and Packaging Technologies, 2009, 32 (4) : 838 - 848.
  • 8Son H Y, Kim I, Lee S B, et al. Thermal cycling reliability of Cu/SnAg double-bump flip chip assemblies for 100 I.Lm pitch ap- plications[J]. Journal of Applied Physics, 2009, 105( 1 ) : 13522 - 13527.
  • 9Fan X J,Varia B, Han Q. Design and optimization of thermo-me- chanieal reliability in wafer level packaging [ J ]. Mieroeleetronies Reliability, 2010, 50 (4) : 536 - 546.
  • 10Chang J, Wang L, Dirk J, et al. Finite element modeling predicts the effects of voids on thermal shock reliability and thermal resist- ance of power device[ Jl. Welding Journal, 2006, 85 (3) : 63 - 70.

共引文献45

同被引文献151

引证文献19

二级引证文献70

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部