1SRIVASTAVA N, BANERJEE K. Interconnect challenges for nanoscale electronic circuits [J].J of the Minerals, Metals and Materials Society, 2004,56 ( 10) : 30-31 .
3JIN C, LIN S, WETZEL J T. Evaluation of ultra-low- k dielectric materials for advanced interconnects [J]. J of Electronic Materials, 2001,30 (4) : 284-289.
4TSU R, MCPHERSON J W, MCKEE W R. Leakage and breakdown reliability issue associated with low-k dielectrics in a dual-damascene Cu process [C]//Proc of IEEE 38th Int Reliability Physics Symp. San Jose, USA, 2000 : 348-352.
5KATO N I, KOHNO Y, SAKA H. Side-wall damage in a transmission electron microscopy specimen of crystalline Si prepared by focused ion beam etching [J]. J of Vacuum Science Technology:A, 1999,17 (4) : 1201-1204.
6ZHENG Y, ZHU W, HUANG T, et al. Plasma enhanced CVD low-k black diamond film formation process for 65 nm technology node [ C ]// Proc of Advanced Metallization Conf. Montreal, Canada, 2003 : 543-547.
