3ABHISHEK R,MONCEF K,JEAN T.Modeling IC snapback characteristics under electrostatic discharge stress. IEEE transactions onElectromagnetic Compatibility . 2009
4Standand Test Method for Electrostatic Discharge Sensitivity Testing-Human Body Model (HBM)-Component Level. STM 5.1-2007 .
5Electrostatic Discharge (ESD)Sensitivity Testing Human Body Model (HBM). JESD 22-A114-E .
6Human Body Model Electrostatic Discharge Test. AEC-Q 100-002-D .
7Amerasekera E A,Campbell D S.An investigation of the nature and mechanisms of ESD damage in nMOS transistors. Solid State Electronics . 1998
8Colvin J.The identification and analysis of latent ESD damages on CMOS input gates. Journal of Electrostatics . 1994
9Wunsch D C,Bell R R.Determination of threshold failure levels of semiconductor diodes and transistors due to pulse power voltages. IEEE Transactions on Nuclear Science . 1968
10Test Methods and Procedures for Microelectronics. MIL-STD-883G .
