期刊文献+

串扰时延故障的SAT-ATPG算法研究

Study on SAT-ATPG Algorithm for Time Delay Fault of Crosstalk
在线阅读 下载PDF
导出
摘要 随着芯片运行速度不断提高,对串扰时延的测试已成为一个迫切需要解决的问题;文中提出一种面向多条攻击线的受害线上最大串扰噪声的测试生成方法;此方法建立了串扰通路时延故障模型、分析了布尔可满足性问题、讨论了七值逻辑,研究了串扰时延故障测试转换为CNF的逻辑表达式,在非鲁棒测试条件下约简CNF范式,并提出了串扰时延故障的SAT-ATPG算法;最后通过实例分析,对本文算法进行验证;结果表明:该算法对串扰时延故障的测试矢量的生成是有效的。 As the improvement of chip operating speeds so it is high time to consider and take some measures to solve the problem. A test -generation method based on multiple crosstalk -induced glitch fault model is proposed. In this method ? it discusses Boolean satisfiability problem and analyse the crosstalk path delay fault model as well as Seven value logic of test vectors. It also analyse the mathematical logical expression converted by the crosstalk path delay fault model. And simplified CNF expression under the condition of non robust test? then a SAT-ATPG test algorithm of crosstalk delay fault is proposed. Finally? the algorithm is verified by specific example and the performance of the algorithm is effective for crosstalk -induced delay faults.
出处 《计算机测量与控制》 2017年第3期18-21,共4页 Computer Measurement &Control
关键词 串扰时延故障 布尔可满足性 时延测试 crosstalk delay fault Boolean Satisfiability delay faults testing
  • 相关文献

参考文献5

二级参考文献35

  • 1张月,李华伟,宫云战,李晓维.针对串扰引起的时延故障的测试产生[J].计算机辅助设计与图形学学报,2004,16(10):1448-1453. 被引量:2
  • 2闵应骅,李忠诚,赵著行.Boole过程论[J].中国科学(E辑),1996,26(6):541-548. 被引量:13
  • 3Yang Decai Chen Guangju Xie Yongle.Low overhead design-for-testability for scan-based delay fault testing[J].Journal of Systems Engineering and Electronics,2007,18(1):40-44. 被引量:3
  • 4Nordho I P,Treytanar D,Otterstedt J.Signal integrity problems in deep submicron arising from interconnects between cores[C]//Proceedings 16th IEEE VLSI Test Symposium, 1998:28-33.
  • 5Tek L K,Nordquist C,Abraham J A.Automatic test pattern generation for crosstalk glitches in digital circuits[C]//Proceedings 16th IEEE VLSI Test Symposium, 1995:34-39.
  • 6Weiyu C,Gupta S K,Breuer M A.Test generation in VLSI circuits for crosstalk noise[C]//Proceedings International Test Conference, 1998 : 641-650.
  • 7Krstic A,Jing-Jia L,Yi-Min J,et al.Delay testing considering crosstalk-induce effects[C]//Proceedings International Test Conference,2001:558-567.
  • 8Satyendra R.Crosstalk delay analysis in very deep sub-micron VLSI circuits[D].USA:Southern Mehodist University,2004.
  • 9Cuviello M,Dey S,Bai X.Fauh modeling and simulation for crosstalk in system-on-chip interconnect[C]//1999IEEE/ACM international Conference on Computer-Aided Design,1999:297-303.
  • 10Aniket,Arunachalam R.A novel algorithm for testing erosstalk induce delay faults in VLSI circuits[C]//The 18th International Conference on VLSI Design,2005:479-484.

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部