期刊文献+

基于AVR单片机+FPGA的U盘记录器设计 被引量:3

Design of U Disk Recorder Based on AVR MCU and FPGA
在线阅读 下载PDF
导出
摘要 为了满足某民航导航系统中高速海量数据的存储要求,提出了一种基于AVR单片机和FPGA结合控制的U盘记录器设计方案。设计中以AVR单片机控制CH376读写U盘数据为核心,并利用FPGA控制大容量FLASH作为高速数据的缓存介质,解决了单片机缓存资源匮乏而造成的数据存储不可靠的问题。同时设计了专门的掉电检测电路,在掉电瞬间保存FLASH断点地址,实现了系统再上电的续存功能。经过多次测试与实验表明,系统性能表现优良,工作稳定可靠,能够满足实际工程应用需求,并已成功应用与某民航飞行数据记录系统中。 In order to meet the demand for high speed and mass data in civil aviation navigation system,a designscheme of U disc recorder is proposed based on AVR MCU and FPGA. In design,taking AVR MCU as the core,itcontrols CH376 read and write U disk data. And using the large-capacity FLASH controled by FPGA as a cache me-dium for the high speed data to solve the problem of data storage,the method is not reliable caused by the lack ofcache resources of MCU. At the same time,by designing a special brown-out detection circuit,and reserving theFLASH breakpoint address at the moment,and the function of the system can realize to continue and store whenpower is put on again. After many tests and experiments show that the system has good performance,stable and reli-able,and can meet the needs of practical engineering application,and has been successfully applied to a civil avia-tion flight data recording system.
出处 《电子器件》 CAS 北大核心 2016年第5期1232-1236,共5页 Chinese Journal of Electron Devices
基金 山西省自然科学基金项目(2014011021-5)
关键词 AVR单片机 FPGA U盘记录器 掉电检测 AVR MCU FPGA U disk recorder brown-out detection
  • 相关文献

参考文献6

二级参考文献35

  • 1李爱玲,张伯珩,边川平.高速CCD图像采集存储系统的硬件设计[J].电子器件,2007,30(6):2145-2147. 被引量:14
  • 2周海斌.静态时序分析在高速FPGA设计中的应用[J].电子工程师,2005,31(11):41-44. 被引量:13
  • 3林昌辉,樊晓桠.FPGA设计中优化时序的原则与方法[J].微处理机,2007,28(3):6-9. 被引量:7
  • 4Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, Draft ITU-T Recommendation and Final International Standard of Joint Video Specification[S] (ITU-T Rec. H. 264/ISO/IEC 14496-10 AVC, JVTG050, 2003.
  • 5Catthoor F, Balasa F, Danckaert K, De Greef E, Eyckmans M, Franssen F, Janssen M, Janssen S, Miranda M, Nachtergaele L, Samsom H, Slock P and Wuytack S. Optimization of Global Data Transfer and Storage Organization for Decreased Area and Power in Data-Dominated Real-Time Processing Systems[R]. IMEC, Tech. Rep. , June 1997.
  • 6Wang S Z, Lin T A, Liu T M and Lee C Y. A New Motion Compensation Design for H.264/AVC Decoder[C]//Proc. of Int. Symposium on Circuits and Systems (ISCAS' 05), 2005: 4558-4561.
  • 7Tsai C Y, Chen T C, Chen T W and Chen L G. Bandwidth Optimized Motion Compensation Hardware Design for H.264/AVC HDTV Decoder[C]//Proc. of IEEE International Midwest Symposium on Circuit and Systems (MWSCAS 2005), 2005.
  • 8Horowitz M, Joeh A, Kossentini F and Hallapuro A. H. 264/AVC Baseline Profile Decoder Complexity Analysis, Circuits and systems for Video Technology[J]. IEEE Transactions on, July 2005,13(7).
  • 9Wang Ronggang , Li Mo,Jintao Li, and Yongdong Zhang. High Throughput and Low Memory Access Sub-pixel Interpolation Architecture for H. 264/AVC HDTV Decoder[J]. Consumer Electronics, IEEE Transaction on, August 2005,51 (3).
  • 10Wulf W A, McKee S A. Hitting the memory wall: Implications of the Obvious[J]. Computer Architecture News, Mareh 1995, 23(1): 20-24.

共引文献45

同被引文献24

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部