期刊文献+

网络数据包高性能并行处理技术研究 被引量:4

Research on High Performances and Parallel Processing for Network Packet
在线阅读 下载PDF
导出
摘要 针对当前多核处理器在对高速网络数据包处理时性能低,不能完全发挥多核优势的问题,分析对高速网络数据包处理的瓶颈所在,提出一种网络数据包并行处理模型。该模型利用多队列网卡,结合并行网络协议栈、多核多线程及无锁编程技术在网络数据包的整个收发路径上进行完全并行化处理。实验结果表明,该模型方法能够充分发挥多核处理器优势,大幅提升网络数据包处理效率。 When using multicore processor to deal with high-speed network packets, it often faces poor performance and low CPU utilization. By analyzing the bottleneck of the packet processing on high-speed network, a model which can parallel process network packet is proposed. This model uses multi-queue NIC, along with parallel TCP/IP stack, muhicore and multithread technology, and lock-free program technology to achieve a completely parallel processing in the whole network packet path. Test results indicate that this method can utilize CPU completely, and greatly improve efficiency of network packet processing.
出处 《计算机与现代化》 2016年第12期57-61,共5页 Computer and Modernization
基金 国家电网公司科技项目(524606140104)
关键词 多核多线程 多队列网卡 并行处理 无锁编程 multicore and maltithread multi-quane NIC parallel processing lock-free program
  • 相关文献

参考文献13

二级参考文献108

  • 1徐林,张德运,孙钦东,张晓彤.基于NAPI的数据包捕获技术研究[J].计算机工程与应用,2004,40(26):138-139. 被引量:8
  • 2王圣,苏金树.TCP加速技术研究综述[J].软件学报,2004,15(11):1689-1699. 被引量:26
  • 3孙利荣,蒋泽军,王丽芳.片上网络[J].计算机工程,2005,31(20):1-2. 被引量:5
  • 4刘必慰,陈书明,汪东.先进微处理器体系结构及其发展趋势[J].计算机应用研究,2007,24(3):16-20. 被引量:8
  • 5A.Romanow,J.Mogul, T.Talpey, S.Bailey. RFC4297 2005.11 Remote Direct Memory Access (RDMA) Over IP Problem Statement[S]
  • 6V.Tipparaju, GSanthanaraman,J.Nieplocha,O.K.Panda. Host -assisted zero--copy remote memory access communication on InfiniBand [C] Proceedings of the 18th International Parallel and Distributed Processing Symposium, 2004,4-31
  • 7Kunle Olukotun, Basem A Nayfeh, Lance Hammond, et al.The case for a single chip multiprocessor [C]. Proc 7th Int'l Conf Architectural Support for Programming Languages and Operating Systems.New York:ACM Press, 1996:2-11.
  • 8Kahle J A,Day M N,Hofstee H P, et al.Introduction to the cell multiprocessor [J]. IBM Journal Research And Development, 2005,49(4/5):589-604.
  • 9Michael Taylor.The raw prototype design document V5.02[C]. Proceeding of the IEEE International Conference on Solid-Satate Circuits,2005:1-107.
  • 10Kumar R,Farkas K I,Jouppi N P, et al.Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction[C].Proceedings of the 36th International Symposium on Mieroarchitecture,IEEE,2003:81-92.

共引文献116

同被引文献37

引证文献4

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部