期刊文献+

考虑单粒子多瞬态故障的数字电路失效概率评估 被引量:3

Failure Probability Estimation for Digital Circuits Considering Single Event Multiple Transients
在线阅读 下载PDF
导出
摘要 为了准确评估电路的失效概率,提出一种考虑单粒子多瞬态(SEMT)的数字电路失效概率评估方法.该方法通过解析电路门级网表提取SEMT故障位置对;使用双指数电流源模型模拟故障注入,通过SEMT脉冲复合模型将SEMT脉冲转化为复合的SET脉冲并沿数据通路向下游传播;在脉冲传播过程中,使用SEMT脉冲屏蔽模型评估逻辑屏蔽、电气屏蔽与时窗屏蔽效应,使用电路失效概率计算方法得到电路总体失效概率.实验结果表明,与同类方法相比,文中方法计算结果更为精确;与基于统计的蒙特卡罗方法相比,该方法的相对误差仅为2%,能够有效地指导集成电路容错设计. To accurately compute the failure probability of digital circuits, a failure probability estimation method considering SEMT is proposed. This approach extracted SEMT fault position pairs by parsing circuit netlist. By using a double exponential current source model, fault injection was simulated on a particle stroked gate. Further, SEMT pulses in a fault position pair were converted to an overlapped SET pulse by means of SEMT pulse com-posite model. By propagating the overlapped SET pulse to downstream gate cells along the data paths, logical masking, electrical masking and timing masking were jointly evaluated with the proposed SEMT pulse masking model. As a result, the overall circuit failure probability was precisely calculated by the proposed failure probabil-ity estimation technique. Experimental results show that the proposed technique is more accurate comparing with the similar method and the relative difference is only 2% comparing with Monte Carlo method, thus the proposed method is valuable to fault tolerance design of ICs for selective hardening.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2016年第3期505-512,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(61274036 61574052 61371025 61106038) 安徽省高校省级自然科学研究重大项目(KJ2014ZD12)
关键词 失效概率 软错误 单粒子多瞬态 信号概率 failure probability soft error single event multiple transients signal probability
  • 相关文献

参考文献22

  • 1Calomarde A, Amat E, Moll F, et al. SET and noise fault tolerantcircuit design techniques: application to 7nm FinFET[J].Microelectronics Reliability, 2014, 54(4): 738-745.
  • 2Huang R H M, Hsu D K H, Wen C H P. A determinate radiationhardened technique for safety-critical CMOS designs[J]. Journalof Electronic Testing, 2015, 31 (2): 181-192.
  • 3朱丹,李暾,李思昆.形式化等价性检查指导的软错误敏感点筛选[J].计算机辅助设计与图形学学报,2011,23(3):465-470. 被引量:2
  • 4黄正峰,梁华国,陈田,詹文法,孙科.一种容软错误的BIST结构[J].计算机辅助设计与图形学学报,2009,21(1):33-36. 被引量:9
  • 5Reviriego P, Maestro J A, Cervantes C. Reliability analysis ofmemories suffering multiple bit upsets [J]. IEEE Transactionson Device and Materials Reliability, 2007, 7(4): 592-601.
  • 6Rajaei R, Tabandeh M, Fazeli M. Single event multiple upset(SEMU) tolerant latch designs in presence of process and temperaturevariations [J]. Journal of Circuits, Systems, and Computers,2015, 24(1): Article Number. 1550007.
  • 7Giot D, Roche P, Gasiot Q et al. Multiple-bit upset analysis in90 nm SRAMs: heavy ions testing and 3D simulations [J]. IEEETransactions on Nuclear Science, 2007, 54(4): 904-911.
  • 8Tang H H K. SEMM-2: a new generation of single-event-effectmodeling tools [J]. IBM Journal of Research and Development,2008, 52(3): 233-244.
  • 9Shivakumar P, Kistler M, Keckler S W, et a l Modeling the effectof technology trends on the soft error rate of combinationallogic[C] //Proceedings of the International Conference on DependableSystems and Networks. Los Alamitos: IEEE ComputerSociety Press, 2002: 389-398.
  • 10Zhang M, Shanbhag N R. Soft-error-rate-analysis (SERA) methodology[J]. IEEE Transactions on Computer-Aided Design ofIntegrated Circuits and Systems, 2006, 25(10): 2140-2155.

二级参考文献23

  • 1黄海林,唐志敏,许彤.龙芯1号处理器的故障注入方法与软错误敏感性分析[J].计算机研究与发展,2006,43(10):1820-1827. 被引量:31
  • 2Baumann R. Soft errors in advanced computer systems [J]. IEEE Transactions on Design & Test of Computers, 2005, 22(3) : 258-266
  • 3Karnik T, Hazucha P, Patel J. Characterization of soft errors caused by single event upsets in CMOS processes [J]. IEEE Transactions on Dependable and Secure Computing, 2004, 1(2): 128-143
  • 4Shivakumar P, Kistler M, Keckler S W, etal. Modeling the effect of technology trends on the soft error rate of combinational logic [C] //Proceedings of IEEE International Conference on Dependable Systems and Networks, Washington D C, 2002:389-398
  • 5Saggese G P, Wang N J, Kalbarczyk Z T, et al. An experimental study of soft errors in microprocessors [J]. IEEE Transactions on Micro, 2005, 25(6): 30-39
  • 6Mavis D G, Eaton P H. Soft error rate mitigation techniques for modern microcircuits [C] //Proceedings of IEEE International Reliability Physics Symposium, Dallas, 2002: 216-225
  • 7Mitra S, Seifert N, Zhang M, et al. Robust system design with built in soft error resilience[J]. IEEE Transactions on Computer, 2005, 38(2): 43-52
  • 8Huang Z F, Latch for Proceedings Symposium, Liang H G. A new radiation hardened by design ultra-deep-sub micron technologies [C] // of IEEE International On Line Testing Rhodes, 2008:175-176
  • 9Wang L T, Wu C W, Wen X Q. VLSI test principles and architectures: design for testability [M]. Boston: Elsevier Morgan Kaufmann Publishers, 2006:300-302
  • 10Nicolaidis M. Time redundancy based soft-error tolerance to rescue nanometer technologies [C]//Proceedings of IEEE VLSI Test Symposium, Dana Point, 1999:86-94

共引文献10

同被引文献16

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部