期刊文献+

Impact of continuing scaling on the device performance of 3D cylindrical junction-less charge trapping memory

Impact of continuing scaling on the device performance of 3D cylindrical junction-less charge trapping memory
原文传递
导出
摘要 This work presents a comprehensive analysis of 3D cylindrical junction-less charge trapping memory device performance regarding continuous scaling of the structure dimensions. The key device performance, such as program/erase speed, vertical charge loss, and lateral charge migration under high temperature are intensively studied using the Sentaurus 3 D device simulator. Although scaling of channel radius is beneficial for operation speed improvement, it leads to a retention challenge due to vertical leakage, especially enhanced charge loss through TPO. Scaling of gate length not only decreases the program/erase speed but also leads to worse lateral charge migration. Scaling of spacer length is critical for the interference of adjacent cells and should be carefully optimized according to specific cell operation conditions. The gate stack shape is also found to be an important factor affecting the lateral charge migration. Our results provide guidance for high density and high reliability 3D CTM integration. This work presents a comprehensive analysis of 3D cylindrical junction-less charge trapping memory device performance regarding continuous scaling of the structure dimensions. The key device performance, such as program/erase speed, vertical charge loss, and lateral charge migration under high temperature are intensively studied using the Sentaurus 3 D device simulator. Although scaling of channel radius is beneficial for operation speed improvement, it leads to a retention challenge due to vertical leakage, especially enhanced charge loss through TPO. Scaling of gate length not only decreases the program/erase speed but also leads to worse lateral charge migration. Scaling of spacer length is critical for the interference of adjacent cells and should be carefully optimized according to specific cell operation conditions. The gate stack shape is also found to be an important factor affecting the lateral charge migration. Our results provide guidance for high density and high reliability 3D CTM integration.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第9期79-84,共6页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.61474137,61176073,61306107)
关键词 3D charge trapping devices vertical charge loss lateral charge migration semiconductor device simu-lation 3D charge trapping devices vertical charge loss lateral charge migration semiconductor device simu-lation
  • 相关文献

参考文献18

  • 1Fazio A. Future directions of non-volatile memory in compute applications. Electron Devices Meeting, 2009:1.
  • 2Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. Symposium on VLSI Technology, 2007:14.
  • 3Jang J, Kim H S, Cho W, et al. Vertical cell array using TCAT (ter- abit cell array transistor) technology for ultra high density NAND flash memory. IEEE International Symposium on VLSI Technol- ogy, 2009:192.
  • 4Katsumata R, Kito M, Fukuzumi Y, et al. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. Symposium on VLSI Technol- ogy, 2009:136.
  • 5Hsu T H, Lue H T, Lai E K, et al. A high-speed BE-SONOS NAND flash utilizing the field-enhancement effect of FinFET. IEEE Electron Devices Meeting, 2007:913.
  • 6Lee J H, Lee G S, Cho S, et al. Investigation of field concentra- tion effects in arch gate silicon-oxide-nitride-oxide-silicon flash memory. Jpn J Appl Phys, 2010, 49(11): 6.
  • 7Xia Z, Kim D S, Lee J Y, et al. Investigation of charge loss mech- anisms in planar and raised STI charge trapping flash memories. 1EEE International Conference on Simulation of Semiconductor Processes & Devices, 2010:233.
  • 8Maconi A, Arreghini A, Compagnoni C M, et al. Impact of lateral charge migration on the retention performance of planar and 3D SONOS devices. ESSDERC, 2011:195.
  • 9Sentaurus Device User Guide. Synopsys Ine, 2013.03.
  • 10Furnemont A, Cacciato A, Breuil L, et ak Physical understanding and modeling of SANOS retention in programmed state. Solid- State Electron, 2008, 52(4): 577.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部