期刊文献+

一种改进的基于粒子群的三维片上网络优化布局算法 被引量:1

Improved Algorithm for 3D NoC Floorplan Based on Particle Swarm Optimization
在线阅读 下载PDF
导出
摘要 提出了一种改进的基于粒子群算法的优化布局算法(Improved Particle Swarm Optimization,IPSO)来替换原有的基于模拟退火(Simulated Annealing,SA)算法的优化布局算法,使其更加适用于大型三维片上网络的仿真。通过比较这两种算法的基本思想,给出了这两种算法的实现步骤并详细介绍了IPSO算法的改进思路。最后利用一款现有的三维片上网络仿真器进行了仿真验证。结果表明,提出的IPSO算法比原来的SA算法更适用于大型三维片上网络的仿真。 We presented an improved particle swarm optimization algorithm based algorithm to optimize the floorplan,called improved particle swarm optimization(IPSO)algorithm,and replaced the original floorplan optimization algorithm based on simulated annealing algorithm(SA algorithm)to make it more suitable for large-scale three-dimensional networks-on-chip simulation.We compared the basic idea of these two algorithms.The details of the implementation steps of the two algorithms and improvement ideas of IPSO algorithm were given.We verified the performance improvement using an existing 3D NoC simulator.The simulation results show that the proposed IPSO algorithm is more suitable for large-scale three-dimensional simulation of 3D NoCs than the original SA algorithm.
出处 《计算机科学》 CSCD 北大核心 2015年第7期114-117,124,共5页 Computer Science
基金 国家自然科学基金:基于柏拉图立体多级裂变模型的3D NoC拓扑结构的研究(61272006)资助
关键词 三维片上网络 布局算法 退火算法 粒子群优化算法 3D NoCs Floorplan algorithm Simulated annealing Particle swarm optimization
  • 相关文献

参考文献15

  • 1Wang Jia-wen. Research of Key Issues on Three Dementional Network on Chip[D]. Nanjing:Nanjing University,2012.
  • 2Jeang Y L,Wey T H,Wang H Y,et al. Mesh-Tree Architecture for Network-on-chip Design [C] // International Conference on Innovative Computing Information and Control (ICICIC). 2007 1-4.
  • 3Kangmin L, Se-Joong L, Donghyun K, et al. Networks-on-chip and networks-in-package for high-performance SOC platforms [C] // 2005 IEEE Asian Solid-State Circuits Conference. 2005: 485-488.
  • 4Ouyang Jin, Xie Jing, Matthew P, et al. Evaluation of using in- ductive/capacitive-coupling vertical interconnects in 3D net- work-on-chip[C]//IEEE/ACM International Conference on Computer-Aided Design(ICCAD). 2010 : 477-482.
  • 5Nandakumar Vivek S, Marek-Sadowska M. Low power, high throughput network-on-chip fabric for 3D multicore processors [C]//IEEE International Conference on Computer Design(IC- CD). 2011 : 453-454.
  • 6Murali S, De Micheli G, et al. Bandwidth-constrained Mapping of Cores onto NoC Architectures[C]//Proc. DATE 04. 2004 : 896-901.
  • 7Lafi W, Lattard D, Jerraya A, et al. An efficient hierarchical router for large 3D NoCs[C]//2010 21st IEEE International Symposium on Rapid System Prototyping(RSP). 2010:1-5.
  • 8Somasundararn K, Viswanathan N, et al. Performance Analysis of Cluster based 3D Routing Algorithms for NoCEC3 # 2011 IEEE Recent Advances in Intelligent Computational Systems (RAICS). 2011 : 157-162.
  • 9Dong Shao-zhou. The Desigh and Research of Routing algorithm and Simulation Model on Network on Chips, master dissertation [D]. Hefei: Hefei University of Technology, 2009.
  • 10Chen Yi-ou. Research on the network on chip architecture of ori- ented real-time complex systems and the mapping of technology [D]. Chengdu: University of Electronic Science and Technology of China, 2012.

同被引文献2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部