期刊文献+

超高速FFT处理器的研究

Research of Ultra High- Speed FFT Processor
在线阅读 下载PDF
导出
摘要 提出了在现场可编程门阵列(FPGA)上实现512点基-8快速傅里叶变换(FFT)算法的设计方案.方案采用了单芯片超高速的FFT处理器结构,满足了实时信号的处理要求.通过采用基-8算法、流水线结构以及32位的浮点数据,提高了FFT的运算速度并减少了FPGA内部的资源占用.本设计方案在100MHz的时钟下,完成了512点基-8 FFT运算需要,满足了高速数字信号处理的要求. This paper proposed the design of 512 point Radix- 8 Fast Fourier Transform( FFT) algorithm on the Field Programmable Gate Array( FPGA). The scheme adopted a single chip ultra high- speed FFT processor architecture to meet the requirement of real- time signal processing. By using Radix- 8 algorithm,pipeline architecture and 32- bit floating- point data,the operation speed of FFT was improved and the FPGA internal resource usage was reduced. Under 100 MHz clock,the design scheme only needs 3. 90 μs to complete 512 point Radix- 8 FFT,which can meet the requirement of high- speed digital signal processing.
作者 郭笑敏
出处 《佳木斯大学学报(自然科学版)》 CAS 2015年第2期254-257,261,共5页 Journal of Jiamusi University:Natural Science Edition
关键词 FFT 流水线 基-8 FFT pipeline Radix-8
  • 相关文献

参考文献7

  • 1Lihong Jia,Yonghong Gao and Hannu Tenhunen. Efficient VLSI Implementation of Radix - 8 FFT Algorithm [ J ]. IEEE Proe. Of Pacific Rim Conf. on Communication. Computers and Signal Processing, 1999:468 - 471.
  • 2桑红石,高伟.高效可配置浮点FFT处理器设计[J].微电子学与计算机,2012,29(4):36-40. 被引量:6
  • 3徐海波,杜欢.OFDM中FFT的高效实现[J].机电工程技术,2006,35(9):42-43. 被引量:1
  • 4.lacobson A T,Truong D N,Baas B M. The Design ofa Reconing- urable Continuous - flow Minxed - radix FFF processor [ DB/ OL]. 2009, http ://www. eee. ucdavis, edu/vel/pubs/2009.05. ISCAS. FFT/Dean_ISCAS_2009. pdf.
  • 5LIU Sanjun,SUN Linjiao,LI Shaowu,YI Jinqiao,MIAO Yuzhuang.Highly Configurable Floating-Point FFT IP Core with Reusing Method[J].Wuhan University Journal of Natural Sciences,2013,18(1):59-66. 被引量:3
  • 6Amaresh Kumar, U.N. Trlpathi, Roopak Kumar Verma, Man- ish Mishra. 64 Point Radix- 4 FFF Butterfly Realization Using FPGA[ J]. International Journal of Engineering and Innovative Technology, 2014,04(04) :057 -060.
  • 7Jiang Wang, Leif Amc Ronningen. An Implementation of Pipe- lined Radix - 4 FFT Architecture on FPGAs [ J ]. Journal of Clean Energy Technologies, 2014,02(01 ) : 101 - 103.

二级参考文献19

  • 1谭磊,张朝阳,陈文正.高速定点快速傅立叶变换处理器的设计与实现[J].浙江大学学报(工学版),2005,39(3):407-413. 被引量:12
  • 2何星,张铁军,侯朝焕.流水线结构FFT/IFFT处理器的设计与实现[J].微电子学与计算机,2007,24(4):141-143. 被引量:9
  • 3Yuan chen, Lin Yuwei, Lee Chenyi. A block scaling FFT-IFFT processor FOR WiMax applications[C] // IEEE Asian Solid-State Circuits Conference. Hangzhou:IEEE, 2006: 203-206.
  • 4LogiCORE IP fast fourier transform v8. 0[EB/OL]. (2010-09-21). [2011-06-20]. http://china, xilinx. corn/support/document-ation/ip documentation/ds808 _xfft. pdf.
  • 5Xiaojin Li, Zongsheng Lai, Jianmin Cui. A low power and small area FFT processor for OFDM demodulator [J]. IEEE Transactions on Consumer Electronics, 2007, 53(2): 274-277.
  • 6Hao Xiao, An Pan, Yun Chen, et al. Low-cost reconfigurable VLSI architecture for fast fourier Transform [J].IEEE Transactions on Consumer Electronics, 2008, 54(4): 1617-1622.
  • 7Yang Yaoxian, Li Jinfu, Liu Hsiangning. Design of cost-efficient memory-based FFT processors using single-port memories[C]//IEEE International Conference on SOC. Hsinchu: IEEE, 2007: 29-32.
  • 8Ambarish Mukund Sule. Design of pipeline fast fourier transform processors using 3 dimensional integrated circuit technology[D]. Raleigh.. North Carolina State University, 2007.
  • 9Lihong Jia,Yonghong Gao,Hannu Tenhunen.Efficient VLSI Implementation of Radix-8 FFT Algorithm[A].1999 IEEE.
  • 10Fabrizio Frescura,Stefan Piclincicr,Gianluca Reali.DSP BASED OPDM DEMODULATOR AND EQUALIZER FOR PROFESSIONAL DVB-T RECEIVERS[J].IEEE TRANSACTIONS ON BOARDCASTING,1999,45 (3).

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部