期刊文献+

夹断电压可调的高压结型场效应管

Pinch-off Voltage-adjustable High-voltage Junction Field-effect Transistor
在线阅读 下载PDF
导出
摘要 基于Double RESURF 700VBCD工艺平台,提出了一种夹断电压可调的高压结性场效应管(J-FET)。这种J-FET的夹断是通过栅源反偏引起的N阱(N-well)表面耗尽和衬源反偏引起的底部耗尽共同作用结果,故夹断电压可受J-FET的栅电位调制。同时通过改变高压J-FET的P型埋层(P-buried)掩膜窗口的大小和间距,来改变P-buried和N-well的杂质浓度分布,达到改变J-FET夹断电压的目的。在不增加工艺步骤和改变原有工艺条件的情况下,通过实验得到击穿电压大于700V,夹断电压在8V和17V之间可自由调整的高压J-FET器件。该器件可以作为启动器件和供电模块的线性调整器件使用。由于其夹断电压受P-buried注入版图尺寸的影响,同时受栅电位调制,所以可以满足线路设计者的不同要求。 Based on Double RESURF 700 V BCD process, a novel pinch-off voltage-adjusta- ble high-voltage junction field-effect transistor (J-FET) is proposed. The channel of N type well (N-well) is pinched off by means of the surface depletion and the bottom depletion. The surface depletion is determined by the reverse bias voltage of gate-source, while the bottom depletion is determined by the reverse bias voltage of substrate-source. In the end, the pinch-off voltage is found to be dependent on the gate-bias voltage, and it can also be designed by changing the p type buried (P-buried) doping, which is achieved by adjusting the ratio of the width to spacing of P- buried mask windows. The high-voltage J-FETs with pinch-off voltages between 8 V and 17 V and reverse blocking voltages of more than 700 V have been obtained, neither adding nor chan- ging any process step. In the linear regulators and DC-DC and AC-DC converters, the J-FETs with designable, adjustable pinch-off voltages are easy to be used as different start-up devices and linear regulating transistors.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2014年第1期75-80,共6页 Research & Progress of SSE
基金 江苏省333工程科研项目(BRA2011112)
关键词 高压结型场效应管 夹断电压可调 P型埋层变掺杂 双重降低表面电场 high voltage J-FET pinch-off voltage-adjustable varied doping of P-buried doubleRESURF
  • 相关文献

参考文献8

  • 1Texas Instruments. TPS92315EVM User's Guide[Online]. Available at: http://www. ti. com/lit/ug/slvu825a/slvu825a, pdf.
  • 2Mitova R, Crebier J C, Aubard L, et al. Integrated driver supply with JFET as a linear regulator[C]. Proc IEEE Power Electron Spec Conf, 2004:4163-4169.
  • 3STMicroelectronics. 3. 2 W LED power supply based HVLEDS05. July 2011[Oniine]. Available at: http: //www. stmicroelectronics, com. cn/st web-ui/static/ active/ en/ resource/ technical/ document/ applieation_note/ DM00024649. pdf.
  • 4Vincent L, Nguyen Dac B, Crebier J C, et al. V JFET transistors for over voltage protection in power device series connected applications[C]. Proc Power Semicond Devices ICs, 2006:253-256.
  • 5Liaw C W, Yew L, Lin M J, et al. Pinch-off voltage adjustable high voltage junction field-effect transistor [J]. IEEE Electron Device Letters, 2007,28(8):737-739.
  • 6朱奎英,钱钦松,孙伟峰.Double RESURF nLDMOS功率器件的优化设计[J].固体电子学研究与进展,2010,30(2):256-261. 被引量:2
  • 7Qiao Ming, Li Zhaoji, Zhang Bo, et al. Realization of over 650 V Double RESURF I.DMOS with HV1 for high side gate drive IC[C]. Solid state and Integrated Circuit Technology, 8^th International Conference, 2006:248-250.
  • 8Sze S M, Kwok K Ng. Physics of Semiconductor De vices[M]. 3rd Edition. New Jersey: John Wiley and Sons, 2007:324-328.

二级参考文献5

  • 1Mohamed Imam,Zia Hossain,Mohammed Quddus,et al Design and optimization of double-RESURF high-voltage lateral devices for a manufacturable process[J].IEEE Transactions on Electron Devices,2003,50(7):1697-1701.
  • 2Nezar A,Salama C A T.Breakdown voltage in LDMOS transistors using internal field rings[J].Transactions on Electron Devices,1991,38(7):1676-1680.
  • 3Li Qi,Li Zhaoji,Zhang Bo.An analytical model for the surface electrical field distribution and optimization of bulk-silicon double RESURF devices[J].Chinese Journal of Semiconductors,2006,27(7):1177-1182.
  • 4李琦,张波,李肇基.带p埋层表面注入硅基LDMOS模型与优化[J].Journal of Semiconductors,2007,28(8):1267-1271. 被引量:4
  • 5李琦,李肇基,张波.表面注入P-top区double RESURF功率器件表面电场模型[J].物理学报,2007,56(11):6660-6665. 被引量:8

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部