期刊文献+

基于PSGA算法的ISFPRM电路面积与功耗优化 被引量:11

Area and Power Optimization of ISFPRM Circuits Based on PSGA Algorithm
在线阅读 下载PDF
导出
摘要 包含r个无关项的ISFPRM(Incompletely Specified Fixed Polarity Reed-Muller)电路有2r种不同的无关项取舍,其对应的FPRM(Fixed Polarity Reed-Muller)电路结构、面积与功耗不尽相同.因此本文提出一种基于PSGA(GeneticAlgorithm Based on Predatory Search Strategy)算法的ISFPRM电路面积与功耗优化算法:首先,通过对ISFPRM展开式以及快速列表技术的透析,归纳出不同无关项取舍的ISFPRM展开式极性转换方法,得到对应的FPRM展开式;然后,估算FPRM电路的面积与功耗;最后,利用PSGA算法搜索最佳无关项取舍.实验表明,该算法与不考虑无关项的极性优化结果相比,面积与功耗均有显著节省. There are 2r kinds of allocation of don't care terms for an ISFPRM(Incompletely Specified Fixed Polarity Reed-Muller) circuits with r don't care terms,so the area and power of corresponding FPRM(Fixed Polarity Reed-Muller) circuits are different.This paper proposes an area and power optimization algorithm based on PSGA(Genetic Algorithm Based on Predatory Search Strategy) algorithm.Firstly,through the research of ISFPRM expansions and fast tabular technique,a conversion approach of ISFPRM expansions between different allocation of don't care terms is generalized and the corresponding FPRM expansions are deduced.Then,the area and power of these FPRM circuits are estimated.Lastly,the best allocation of don't care terms is searched by PSGA algorithm.The results of experiments show that the area and power of ISFPRM circuits have obviously decreased compared with the results irrespective of don't care terms.
出处 《电子学报》 EI CAS CSCD 北大核心 2013年第8期1542-1548,共7页 Acta Electronica Sinica
基金 国家自然科学基金(No.61076032 61234002) 浙江省自然科学基金(No.Z1111219 No.LY13F040003) 宁波市自然科学基金(No.2011A610104)
关键词 捕食遗传算法 不完全确定RM电路 面积优化 功耗优化 genetic algorithm based on predatory search strategy(PSGA) algorithm incompletely specified fixed polarity reed-muller(ISFPRM)circuits area optimization power optimization
  • 相关文献

参考文献13

  • 1ZHANG Huihong,WANG Pengjun,GU Xingsheng.Area Optimization of Fixed-Polarity Reed-Muller Circuits Based on Niche Genetic Algorithm[J].Chinese Journal of Electronics,2011,20(1):27-30. 被引量:9
  • 2Yang M, Wang L L, Tong J R, et al. Techniques for dual forms of Reed-Muller expansion conversion[ J]. Integration, the VLSI Journal,2008,41(1) :113 - 122.
  • 3V Geetha, N Devarajan, Pn Neelakantan. OR-Bridging fault analysis and diagnosis for exclusive-OR sum of products Reed- Muller canonical circuits [ J ]. European Journal of Scientific Research, 2012,71 (4) : 482 - 489.
  • 4潘张鑫,陈偕雄,阮谢永.任意极性或-符合型易测性网络及测试集[J].浙江大学学报(工学版),2008,42(3):407-411. 被引量:1
  • 5L Mckenzie, A E A Almaini, J F Miller, et al. Optimization of Reed-Muller logic functions [ J ]. International Journal of Elec- tronics, 1993,75(3) :451 - 466.
  • 6D Debnath, T Sasao. Exact minimization of FPRMs for incom- pletely specified functions by using MTBDDs[ J]. IEICE Trans- actions on Fundamentals of Electronics, Communications and Computer Science, 2005,88(12) : 3332 - 3341.
  • 7M K Habib. A new approach to generate fixed-polarity Reed Muller expansions for completely and incompletely specified functions [ J ]. International Journal of Electronics, 2002,89(11) :845 - 876.
  • 8B AI Jassani, N Urquhart, A E A Almaini, Minimization of in- completely specified mixed polarity reed muller functions using genetic algorithm[ A]. Proceedings of the 3th International Con- ference on Signals, C/rcu/ts and Systems [ C ]. Tunis: IEEE, 2009.1 -6.
  • 9杨萌,徐红英,Almaini A E A.针对混合极性的并行表格技术的遗传算法[J].计算机辅助设计与图形学学报,2011,23(11):1938-1943. 被引量:7
  • 10汪鹏君,李辉,吴文晋,王伶俐,张小颖,戴静.量子遗传算法在多输出Reed-Muller逻辑电路最佳极性搜索中的应用[J].电子学报,2010,38(5):1058-1063. 被引量:16

二级参考文献52

共引文献58

同被引文献51

  • 1Rahaman H, Das D K, Bhattacharya B B. Testable design ofAND-EXOR logic networks with universal test sets[J]. Computers& Electrical Engineering, 2009, 35(5): 644-658.
  • 2Al-Jassani B A, Urquhart N, Almaini A E A. Manipulation andoptimisation techniques for Boolean logic[J]. IET Computers &Digital Techniques, 2010, 4(3): 227-239.
  • 3Yu H Z, Wang P J, Wang D S, et al. Discrete ternary particleswarm optimization for area optimization of MPRM circuits[J].Journal of Semiconductors, 2013, 34(2): Article No. 025011.
  • 4Jiang Z D, Wang Z H, Wang P J. Delay-area trade-off forMPRM circuits based on hybrid discrete particle swarm optimization[J]. Journal of Semiconductors, 2013, 34(6): ArticleNo. 065007.
  • 5Mishchenko A, Perkowski M. Fast heuristic minimization ofexclusive-sums-of-products[OL]. [2014-10-27]. http://www. eecs.berkeley. edu/-alanmi/publications/2001/rm01_heu.pdf.
  • 6Stergiou S, Daskalakis K, Papakonstantinou G. A fast and efficientheuristic ESOP minimization algorithm[C] //Proceedingsof the 14th ACM Great Lakes Symposium on VLSI. New York:ACM Press, 2004: 78-81.
  • 7Hirayama T, Nishitani Y. Exact minimization of AND-EXORexpressions of practical benchmark functions[J]. Journal ofCircuits, Systems, and Computers, 2009, 18(3): 465-486.
  • 8Zhang X Y, Wang L L, Zhou X G. Efficient RM conversion algorithmfor large multiple output functions[C] //Proceedings ofthe 9th International Conference on Solid-State and Integrated-Circuit Technology. Los Alamitos: IEEE Computer SocietyPress, 2008: 2300-2303.
  • 9Wang P J, Wang Z H, Xu R, et al. Conversion algorithm forMPRM expansion[J]. Journal of Semiconductors, 2014, 35(3):Article No. 035007.
  • 10Ben-Jamaa M H, Mohanram K, De-Micheli G. An efficient gatelibrary for ambipolar CNTFET logic[J]. IEEE Transactions onComputer-Aided Design of Integrated Circuits and Systems,2011, 30(2): 242-255.

引证文献11

二级引证文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部