期刊文献+

具有T型电荷补偿区的横向超结SOILDMOS 被引量:1

Lateral Super Junction SOI LDMOS with T-type ChargeCompensation Region
在线阅读 下载PDF
导出
摘要 非平衡超结器件的电荷补偿能力在薄层SOI器件中受到限制,文中提出一种具有T型电荷补偿区的器件结构。通过漏端刻蚀的PSOI结构使硅衬底与埋氧层同时参与纵向耐压,可以提高非平衡超结n区的电荷补偿能力;在埋氧层刻蚀区增加垂直的n型补偿区,弥补埋氧层的缺失。由横向的非平衡超结n区和漏端垂直的n区共同构成T型补偿区,可以有效缓解薄层SOI超结器件中的衬底辅助耗尽效应,优化横向电场,提高器件的耐压。器件的制作可以通过改进传统的PSOI工艺实现,应用于SOI功率集成电路。三维器件仿真结果表明,新结构下的器件耐压达到290V,相对于常规的SOI超结器件和非平衡超结器件提高了267%和164%。 Because the charge compensation of unbalanced super junction(SJ) device is restricted in thin SOI devices,a device structure with T-type charge compensation region is proposed in this paper.The partial SOI structure formed by drain region etching makes the silicon substrate and buried oxide(BOX) together undertake voltage,which improves the charge compensation capability of unbalanced SJ n-pillars.A vertical n-type compensation region is implemented to make up a loss of the etched BOX.Lateral n-pillars and vertical n-type region together constitute the T-type charge compensation region which suppresses the substrate-assisted depletion effect.The lateral electric field is improved resulting in the increase of the breakdown voltage(BV).The fabrication process is implemented by mending the conventional partial SOI process for the application of SOI power integrated circuits(PICs).Simulation results indicate that the BV of proposed structure achieves 290 V,which increases by 267% and 164% compared with conventional one and the unbalanced SJ structure.
作者 王文廉
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2013年第3期289-293,共5页 Research & Progress of SSE
基金 国家自然科学基金资助项目(61106077) 山西省青年基金资助项目(2010021015-3)
关键词 超结 T型电荷补偿 衬底辅助耗尽效应 super junction T-type charge compensation substrate-assisted depletion effect
  • 相关文献

参考文献10

  • 1Udrea F, Garner D, Sheng K, et al. SOI power de- vices [J]. Electronics Communication Engineering Journal, 2000, 12(1): 27-40.
  • 2ChenXB, MawbyBA, BoardK, etal. Theory of a novel voltage-sustaining laye for power devices [J]. Microelectronies Journal, 1998, 29 (12): 1005-1011.
  • 3Fujihira T. Theory of semiconductor super junction devices [J]. Appl Phys, 1997, 36 (10): 6254-6262.
  • 4Nassif-Khalil S G, Salama C A T. Super-junction LD- MOST on a silicon-on-sapphire substrate [J]. IEEE Trans. Electron Devices, 2003, 50 (5).. 1385-1391.
  • 5Ng R, Udrea F, Sheng K, et al. Lateral unbalancet super junction (USJ)/3D-RESURF for high break[ down voltage on SOI [C]. Proc ISPSD, 2001: 395- 398.
  • 6Nassif-Khalil S G, Salama C A T. 170 V super junc- tion-LDMOST in a 0. 5 /*m commercial CMOS/SOS technology [C]. Proc ISPSD, 2003.. 228-231.
  • 7Honarkhah S, Nassif-Khalil S G, Salama C A T. Back-etched super-junction LDMOST on SOI [C]. Proe. ESSDERC, 2004: 117-120.
  • 8Wang Wenlian, Zhang Bo, Li Zhaoji, et al. High voltage SOI SJ-LDMOS with a nondepletion compen- sation layer [J]. IEEE Electron Device Letters, 2009, 30(1).. 68-71.
  • 9Wang Wenlian, Zhang Bo, Chen Wanjun, et al. High voltage SOI SJ-LDMOS with dynamic buffer [J]. Electronics Letters, 2009, 45(9) : 478-479.
  • 10Chen Wanjun, Zhang Bo, Li Zhaoji. Optimization of super-junction SOI-LDMOS with a step doping sur- face-implanted layer [J]. Semiconductor Science and Technology, 2007, 22(5): 464-470.

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部