期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于遗传算法的电压岛感知的多电压分配 被引量：3

Voltage island-aware multiple voltage assignment based on genetic algorithm
在线阅读 下载PDF
导出
摘要 功耗是当前SoC设计所面临的最大挑战之一,多电压设计是一种降低SoC芯片功耗的有效方法.在后布局阶段应用多电压设计,首先对现有电源网络复杂性度量方法进行改进,然后提出了一个同时考虑功耗、电源网络复杂性及电平转换器的新目标函数,并采用遗传算法进行最优电压分配.对GSRC测试电路的实验结果表明,所提出的算法不仅能有效降低芯片功耗,同时可以将多电压设计的额外开销控制在一个较低的水平.此外,改进的电源网络复杂性度量方法在功耗节省和电平转换器数量方面较已有的有一定的优势. Power consumption has become one of the most crucial challenges in modern SoC design. Multiple Supply Voltages （MSV） is an effective way to reduce the SoC＇s power consumption. In this paper, we apply the MSV de sign method in the post-floorplanning stage. At first, we propose an improved method to model the power supply network complexity, then an novel objective function simultaneously considering power consumption, power network complexity and level shifters＇ number is proposed and the genetic algorithm is exploited to assign the most ap propriate voltage to each module of SoC. Experimental results on GSRC benchmarks show that the proposed algo rithm can effectively reduce the chip power consumption, while controlling the overhead of MSV design at a lower level. In addition, the improved model of power supply network complexity has some advantages in power savings and the reduction of the level shifters＇ number.
作者 杜世民 夏银水 戚利侠
机构地区 宁波大学科学技术学院 宁波大学信息科学与工程学院
出处 《浙江大学学报（理学版）》 CAS CSCD 2013年第1期56-61,66,共7页 Journal of Zhejiang University（Science Edition）
基金 国家自然科学基金重点项目(61131001) 国家自然科学基金资助项目(61041001) 浙江省教育厅科研计划资助项目(Y200906637) 宁波大学学科项目(xkl096)
关键词 功耗 多电压设计 电压岛 遗传算法 电平转换器 power consumption MSV voltage island genetic algorithm level shifters
分类号 TP391 [自动化与计算机技术—计算机应用技术]
  • 相关文献

参考文献16

  • 1LEE Wan-ping,LIU Hung-yi,CHANG Yao-wen. Voltage-island partitioning and floorplanning under timing constraints[J].IEEE Trans on CADIC Syst,2009,(05):690-702.
  • 2USAMI K,IGARASHI M,MINAM F. Automated low-power technique exploiting multiple supply voltages applied to a media processor[J].IEEE Journal of Solid-State Circuits,1998,(03):463-472.
  • 3CHEN C,SRIVASTAVA A,SARRAFZADEH M. On gate level power optimization using dual-supply voltages[J].IEEE Transactions on Very Large Scale Integration Systems,2001,(05):616-629.
  • 4LACKEY D E,ZUCHOWSKI P S,BEDNAR T R. Managing power and performance for system-onchip designs using voltage islands[A].New York:ACM,2002.195-202.
  • 5KULKARNI S H,SRIVASTAVA A N,SYLVESTER D. A new algorithm for improved VDD assignment in low power dual VDD Systems[A].New York:ACM,2004.200-205.
  • 6MAK W K,CHEN J W. Voltage island generation under performance requirement for soc designs[A].Washington,DC:IEEE Computer Society,2007.798-803.
  • 7LEE Wan-ping,LIU Hung-yi,CHANG Yao-wen. Voltage island aware floorplanning for power and timing optimization[A].New York:ACM,2006.389-394.
  • 8QIAN Zai-chen,EVANGELINE F Y Y. Multi-voltage floorplan design with optimal voltage assignment[A].New York:ACM,2009.13-18.
  • 9LIU B,CAI Y,ZHOU Q. Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs[A].Piscataway,NJ:IEEE Press,2006.582-587.
  • 10WU H,LIU I M,WONG M. Post-placement voltage island generation under performance requirement[A].Washington,DC:IEEE Computer Society,2005.309-316.

二级参考文献11

  • 1赵曙光,王宇平,杨万海,焦李成.基于多目标自适应遗传算法的逻辑电路门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406. 被引量：10
  • 2Chattopadhyay S,Reddy P.Finite state machine state assignment targeting low power consumption[J].IEE Proceedings Computers and Digital Techniques,2004,151(1):61-70
  • 3Olson E,Kang S.Low-power state assignment for finite-state machines search[C]//Proceedings of International Workshop on Low-Power Design,Napa Valley,1994:63-68
  • 4Xia Y,Almaini A E A.Genetic algorithm based state assignment for power and area optimization[J].IEE Proceedings Computers and Digital Techniques,2002,149(4):128-133
  • 5Sentovich E,Singh K,et al.SIS:a system for sequential circuit synthesis[R].Berkeley:University of California,M92/41,1992
  • 6Roy K,Prasad S.Syclop:synthesis of CMOS logic for low power application[C]//Proceedings of IEEE International Conference on Computer Design,Cambridge,1992:464-467
  • 7Olson E,Kang S.State assignment for low-power FSM synthesis using genetic local search[C]//Proceedings of IEEE Custom Integrated Circuits Conference,San Francisco,1994:140-143
  • 8Venkataraman G,Reddy S,Pomeranz I.GALLOP:genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignment[C]//Proceedings of VLSI Design,New Delhi,2003:533-538
  • 9Hong S,Pard S,Kyung C.State assignment in finite state machines for minimal switching power consumption[J].IEE Electronics Letters,1994,30(8):627-629
  • 10Wang S,Horng M.State assignment of finite state machines for low power applications[J].IEE Electronics Letters,1996,32(25):2323-2324

共引文献5

同被引文献43

  • 1Lee W P,Liu H Y,Chang Y W.Voltage-Island Partitioning and Floorplanning under Timing Constraints[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2009,28(5):690-702.
  • 2Chu Z F,Xia Y S,Wang L Y,et al.Efficient Nonrectangular Shaped Voltage Island Aware Floorplanning with Nonrandomized Searching Engine[J].Microelectronics Journal,2014,45(4):382-393.
  • 3Ma Q,Young E F Y.Multivoltage Floorplan Design[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2010,29(4):607-617.
  • 4Lin J M,Hung Z X.SKB-Tree:a Fixed-outline Driven Representation for Modern Floorplanning Problems[J].IEEE Transactions on Very Large Scale Integration Systems,2012,20(3):473-484.
  • 5Meng Z,Chen S,Huang L.Irregularly Shaped Voltage Islands Generation with Hazard and Heal Strategy[C]//Proceedings of the International Symposium on Quality Electronic Design.Piscataway:IEEE,2015:310-315.
  • 6Lin J M,Wu J H.F-FM:Fixed-outline Floorplanning Methodology for Mixed-size Modules Considering Voltage-island Constraint[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2014,33(11):1681-1692.
  • 7Mak W K,Jr Chen W.Voltage Island Generation under Performance Requirement for Soc Designs[C]//Proceedings of the Asia and South Pacific Design Automation Conference.Piscataway:IEEE Computer Society,2007:798-803.
  • 8Wang K,Dong S Q.Post-floorplanning Power Optimization for MSV-driven Application Specific NoC Design[C]//Proceedings of the IEEE International Symposium on Circuits and Systems.Piscataway:IEEE,2014:994-997.
  • 9Chen T C,Chang Y W.Modern Floorplanning Based on B*-tree and Fast Simulated Annealing[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2006,25(4):637-650.
  • 10Senguptaa D,Veneris A,Wilton S,et al.Multi-objective Voltage Island Floorplanning Using Sequence Pair Representation[J].Sustainable Computing:Informatics and Systems,2012(2):58-72.

引证文献3

二级引证文献2

浙江大学学报（理学版）
2013年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部