期刊文献+

带有时标的嵌入式语音信号录取系统设计

Design of embedded speech signal acquisition system with time scale
在线阅读 下载PDF
导出
摘要 为了满足语音电台抗干扰客观评估系统对语音文件对准精度的要求,在FPGA平台上设计一种基于SOPC技术的带有时间标记信息的嵌入式语音信号录取系统。在GPS接收机时间信息和秒脉冲触发下,NiosⅡ软核处理器控制音频Codec芯片WM8731对输入的音频信号进行高精度采集,将触发时间信息和采集得到的数据按照特定的格式进行打包与封装,并以FAT文件格式存储到SD卡上。由于GPS系统时间信息具有很高的时间精度,加之FPGA器件具有的时序可控特性,使得采集系统所记录的数据具有较高的绝对时间精度,完全能够满足误差小于1 ms的对准精度要求。 In order to meet the requirements of the alignment accuracy of voice files in anti-interferenc, e objective evalua-tion system for voice transmitter-receiver, an embedded speech signal acquisition system with time scale intbrmation, which is based on system on a programmable chip (SOPC) technique, is designed on field programmable gate array (FPGA) platform. With the triggering of the time information of global positioning system (GPS) receiver and the pulse per second (PPS), the soft core processor Nios Ⅱ controls the audio Codec chip WM8731 for high precision collection of input audio signal, then packs and encapsulates the triggering time information and collected data in a specific format, and stores on the secure digital (SD) card in the format of file allocation table (FAT). Owing to the high time accuracy of GPS system time information and the time controllable characteristics of FPGA, data recorded by the acquisition system have higher absolute time precision, and Can completely meet the aligmnent accuracy demand that the error is less than 1 ms.
作者 邹岩 李一兵
出处 《现代电子技术》 2013年第1期80-82,共3页 Modern Electronics Technique
基金 中央高校基本科研业务费专项资金资助项目(HEUCFZ1129 HEUCF120805) 国家重点基础研究发展计划("973"子项目)资助项目(61393010101-1) 国家自然科学基金资助项目(60802059)
关键词 录取 时标 嵌入式 SOPC NiosⅡ acquisition time scale embedded SOPC NiosⅡ
  • 相关文献

参考文献7

  • 1GJB4405A-2006.语音通信干扰效果评定准则[S],2006.
  • 2Altera Corporation. Cyclone II device handbook [M]. USA: A1- tera Corporation, 2008.
  • 3Wolfson Microelectronics. WM8731 datasheet [M]. UK: Wolf- son Microelectronics, 2004.
  • 4Motorola Inc. Motorola GPS product-oncore user's guide [M]. USA: Motorola Inc, 2002.
  • 5余义德,王飞.基于SDHC卡阵列的大容量存储系统设计[J].应用科技,2011,38(12):36-39. 被引量:5
  • 6SD Group. SD specifications: part 1 physical layer simplified specification (Ver 3.01) [EB/OL]. [2010-05-18]. https://www. sdcard.org/downloads/pls/simplified_specs/Part_ 1 Physical Lay- er_Simplified_Specification Ver 3.01_Final_100518.pdf.
  • 7汤书森,张北斗,安红心,等.嵌入式FPGA/SOPC技术实验与实践教程[M].北京:清华大学出版社,2011:213-220.

二级参考文献8

  • 1张明亮,张宗杰.浅析FAT32文件系统[J].计算机与数字工程,2005,33(1):56-59. 被引量:34
  • 2彭启琮. TMS320VC55x 系列 DSP 的 CPU 与外设 [M] .北京:清华大学出版社, 2005 : 329-427.
  • 3汪春梅,孙洪波. TMS320C55xDSP 原理及应用 [M]. 2 版.北京:电子工业出版社, 2009 : 23-38.
  • 4SD Group. SD Specifications Part 1 Physical Layer Simplified Specification Ver 3.01[Z] . Technical Committee SD Card Association , 2010.
  • 5Texas Instruments Incorporated . MSP430x15x , MSP430x16x , MSP430x161x Mixed Signal Microcontroller[EB/OL] . [2006-03-21]. http://www.ti.com.
  • 6Alcor Micro Corporation . AU6371-JDL USB2.0 Single LUN Multiple Flash Card Reader Controller Technical Reference Manual[EB/OL] . [2007-10-11]. http://www.alcormicro.com/en_content/index_en.php.
  • 7Texas Instruments Incorporated. The TMS320VC5509 DSP MultiMediaCard/SD Card Controller Reference Guide[EB/OL] . [2004-07-15]. http://www.ti.com.
  • 8Microsoft Corporation. Microsoft extensible fireware initiative FAT32 file system specification ver 1.03[EB/OL] . [2000-12-09]. http://www.Microsoft . com.

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部