期刊文献+

保护环对130nm体硅PMOS抗单粒子瞬态特性的影响 被引量:2

Impact of Guard-ring on Single Event Transient Resistance of 130nm Bulk PMOS Device
在线阅读 下载PDF
导出
摘要 基于TCAD(Technology Computer Aided Design)仿真软件,通过对带有不同宽度保护环的130nm体硅PMOS器件进行单粒子辐照仿真,研究了保护环结构对深亚微米器件因单粒子辐照所产生的寄生双极效应.仿真结果表明,保护环结构能够大幅缩短器件SET(Single Event Transient)电流的脉冲宽度,有效抑制寄生双极电荷收集,这种抑制作用随着保护环宽度增加而增强,最终趋于稳定.通过对加固器件的面积和抗辐射性能的折衷考虑,改进了保护环结构,并以宽度为0.38μm的保护环为例,证明了改进后的结构能够在保证器件抗单粒子性能及电学特性,同时节省29.4%的面积. A 130nm bulk PMOSFET is generated and calibrated with TCAD(Technology Computer Aided Design) simulator. Single event simulation is used to investigate the impact of guard-ring with different widths on parasitic bipolar effect due to a direct hit ion strike in VDSM device. Simulation results demonstrate that guard-ring structure can significantly reduce SET(Single Event Transient) current pulse width, effectively suppress the parasitic bipolar charge collection, the capacity of this suppression is enhanced with the guard-ring becoming widen, and tends to be stabilized ultimately. In order to consider the area of harden device and the irradiation resistance simultaneously, guard-ring structure is improved. As the guard-ring with width of 0. 38μm, it is proved that novel structure can maintain the single event resistance of the device with area dropping by 29. 4%.
出处 《微电子学与计算机》 CSCD 北大核心 2012年第12期149-153,共5页 Microelectronics & Computer
关键词 保护环 深亚微米 器件模拟 单粒子辐照 寄生双极效应 guard-ring VDSM device simulation single event irradiation parasitic bipolar effect
  • 相关文献

参考文献7

  • 1Dodd P E, Sexton F W, Hash G L, et al. Impact of technology trends on SEU in CMOS SRAMs [J]. IEEE Transactions on Nuclear Science, 1996, 43 (6): 2797-2804.
  • 2Musseau O, Gardic F, Roche P, et al. Analysis of multiple bit upsets (MBU) in a CMOS SRAM [J]. IEEE Transactions on Nuclear Science, 1996, 43 (6) : 2879-2888.
  • 3Woodruff R L, Rudeck P J. Three-dimensional numerical simulation of single event upset of an SRAM cell [J]. IEEE Transactions on Nuclear Science, 1993, 40 (6) : 1795-1803.
  • 4Black J D, Sternberg A L, Alles M L, et al. HBD layout isolation techniques for multiple node charge collection mitigation [J]. IEEE Transactions on Nuclear Science, 2005, 52(6): 2536-2541.
  • 5Brian D Olson, Oluwole A Amusan, Samdeepan Dasgupta, et al. Analysis of parasitic PNP bipolar transistor mitigation using well contacts in 130nm and 90nm CMOS Technology [J]. IEEE Transactions on Nuclear Science, 2007, 54(4): 894-897.
  • 6Olson B D, Ball D R, Warren K W, et al. Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design [J]. IEEE Transactions on Nuclear Science, 2005, 52 (6): 2132-2136.
  • 7DasGupta S. Trends in single event pulse widths and pulse shapes in deep submiero CMOS [D]. Nashville: Vanderbilt University, 2007.

同被引文献3

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部