期刊文献+

一种单片高效开关DC/DC转换器的设计与实现 被引量:1

Design and implementation of a monolithic high efficiency switch DC/DC converter
原文传递
导出
摘要 提出了一种针对便携式电子产品的高效单片开关DC/DC转换器.采用固定关断时间PWM控制方式代替传统的固定频率PWM控制方式,转换器的开关频率和开关电流损耗随输入电压减小而降低,弱化了转换效率随电池电压下降而降低的趋势;除一般PWM/PFM供电模式外,该转换器增设了LDO供电模式以降低转换器的最小输入电压,提高了电池使用效率;另外,该转换器采用既能消除开关管与同步整流管瞬通电流损耗、又能消除其驱动缓冲级瞬通电流损耗的"嵌套"死区缓冲器.仿真结果表明,该转换器转换效率高达95%.转换芯片以0.5μm2P3M Mixed Signal CMOS工艺流片,实测效率达91%. A monolithic high-efficiency switch DC / DC converter for portable electronics is presented.Utilizing the pulse width modulation(PWM) control technology based on fixed off-time instead of that based on fixed-frequency,both the switch frequency and the switch current loss of the proposed converter decrease with battery voltage dropping,which weakens the trend of lower conversion efficiency with the battery voltage dropping in the later technology.As well as the traditional PWM/PFM mode,the low dropout regulator(LDO) mode is designed to lower the minimum input voltage;and so the battery application efficiency is improved.In addition,the nested dead-time buffer is used in the proposed convertor,which not only eliminates the instantaneous-through current loss existing between the switch transistor and synchronous rectifier transistor but also the instantaneous-through current loss presented at their driving buffer.The simulation results show that conversion efficiency of the proposed converter is up to 95%.The chip is fabricated on 0.5μm 2P3M mixed signal CMOS process.The measured efficiency is as high as 91%.
出处 《武汉大学学报(工学版)》 CAS CSCD 北大核心 2012年第5期648-653,共6页 Engineering Journal of Wuhan University
基金 "十二五"预研基金项目
关键词 DC/DC转换器 转换效率 脉冲宽度调制 脉冲频率调制 低压差稳压器 同步整流 嵌套死区缓冲器 DC/DC converter conversion efficiency pulse width modulation(PWM) pulse frequency modulation(PFM) low dropout regulator(LDO) synchronous rectifier nested dead-time buffer
  • 相关文献

参考文献11

  • 1Edoardo Bonizzoni, Fausto Borghetti, Piero Malcova ti. A 200 mA 93 peak efficiency single-inductor du al-output DC-DC buck convert[C]//IEEE Internation al Solid-State Circuits Conference, 2007:526-527.
  • 2严惠琼,都思丹.新型National系列半导体电源芯片分析综述[J].南京大学学报(自然科学版),2007,43(1):35-46. 被引量:5
  • 3Vahid YouseIzadeh, Amir Babazadeh, Bhaskar Ram achandran, et al. Proximate time-optimal digital con- trol for synchronous buck DC-DC converters[J]. IEEE Transactions on Power Electronics, 2008,23 (4) : 2018- 2026.
  • 4范然然,林争辉,冯晖.一种新型的DC-DC芯片设计[J].微电子学与计算机,2003,20(5):51-54. 被引量:9
  • 5陈敏,吴金.采用ZVS条件控制的DC-DC同步整流技术[J].电子器件,2004,27(3):428-431. 被引量:5
  • 6郑朝霞,邹雪城,邵轲,等.电流型PWMDC-DC升压转换器的稳定性分析与实现[J].2006,23(6):229-232.
  • 7Changsik Yoo. A CMOS buffer without short-circuit power consumption[J]. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 2000,47(9) :935-937.
  • 8Cheung Fai Lee, Philip K T Mok. A monolithic cur- rent-mode CMOS DC-DC converter with on-chip cur- rent-sensing technique[J]. IEEE Journal of Solid-State Circuits, 2004,39(12) :3-14.
  • 9Leung C Y, Mok P K T, Ka Nang Leung, et al. An integrated CMOS current-sensing circuit For low-volt- age current-mode buck regulator[J].IEEE Transac- tions on Circuits and Systems-II: Express Briefs, 2005,52(7) :394-397.
  • 10Pooya Forghani-zadeh H, Rincon-Mora G A. An accu- rate, continuous, and lossless selF-learning CMOS cur- rent-sensing scheme for inductor-based DC-DC con- verters [J]. IEEE Journal of Solid-State Circuits, 2007,42(3) : 665-679.

二级参考文献18

  • 1代国定,庄奕琪,刘锋.超低压差CMOS线性稳压器的设计[J].电子器件,2004,27(2):250-253. 被引量:15
  • 2Oliver Nachbaur.充电泵与升压转换器不同LED驱动器解决方案之间的较量[J].世界电子元器件,2005(9):47-48. 被引量:2
  • 3颜重光.便携产品电源芯片的应用技术[J].电子设计应用,2006(1):102-104. 被引量:5
  • 4Jai P.Agrawal,Power Electronic Systems-Theory and Design,Prentice Hall,Inc.2001,pp455--468.
  • 5Vatche Vorperian,Simplified Analysis of PWM Converters Using Model of PWM Switch Part I:Continuous Conduction Mode,IEEE Trans.Aerosp.Electron.Syst.,vol.26,Pp.490-496,NO.3 MAY 1990.
  • 6Vatche Vorperian,Simplified Analysis of PWM Converters Using Model of PWM Switch Part II:Discontinuous Conduction Mode,IEEE Trans. Aerosp.Electron.Syst.,vol.26,pp497—505, NO.3 MAY1990.
  • 7D.Czarkowski and M.K.Kazimierczuk,“Energy-conser—vation approach to modeling PWM dc-dc converters,”IEEE Trans.Aerosp.Electron.Syst.,vol.29,PP.1059-1063, July 1993.
  • 8Paul R.Gray,Paul H.Hurst,”Analysis and Design of Analog Integrated Circuits.”Fourth Edition, John Wiley&Sons.Inc.2001.
  • 9Donald A. Neamen,Electronic circuit Analysis And Design,McGraw-Hill,2001.
  • 10Toru Ogawa, Shingo Hatanaka An on-chip High-Efficiency DC-DC Converter with a Compact Timing Edge Control Circuit[C]. In: IEEE VLSI Circuits Digest of Technical Papers Symposium on, 2002,278-279.

共引文献16

同被引文献5

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部