期刊文献+

Interface dipole engineering in metal gate/high-k stacks 被引量:1

Interface dipole engineering in metal gate/high-k stacks
在线阅读 下载PDF
导出
摘要 Although metal gate/high-k stacks are commonly used in metal-oxide-semiconductor field-effect-transistors (MOSFETs) in the 45 nm technology node and beyond,there are still many challenges to be solved.Among the various technologies to tackle these problems,interface dipole engineering (IDE) is an effective method to improve the performance,particularly,modulating the effective work function (EWF) of metal gates.Because of the different electronegativity of the various atoms in the interfacial layer,a dipole layer with an electric filed can be formed altering the band alignment in the MOS stack.This paper reviews the interface dipole formation induced by different elements,recent progresses in metal gate/high-k MOS stacks with IDE on EWF modulation,and mechanism of IDE. Although metal gate/high-k stacks are commonly used in metal-oxide-semiconductor field-effect-transistors (MOSFETs) in the 45 nm technology node and beyond, there are still many challenges to be solved. Among the various technologies to tackle these problems, interface dipole engineering (IDE) is an effective method to improve the performance, particularly, modulating the effective work function (EWF) of metal gates. Because of the different electronegativity of the various atoms in the interfacial layer, a dipole layer with an electric filed can be formed altering the band alignment in the MOS stack. This paper reviews the interface dipole formation induced by different elements, recent progresses in metal gate/high-k MOS stacks with IDE on EWF modulation, and mechanism of IDE.
出处 《Chinese Science Bulletin》 SCIE CAS 2012年第22期2872-2878,共7页
基金 supported by the National Natural Science Foundation of China(51172009,51172013 and 11074020) Program for New Century Excellent Talents in University(NCET-08-0029) Hong Kong Research Grants Council(RGC)General Research Funds(GRF)(CityU112510) City University of Hong Kong Strategic Research Grant(SRG)(7008009)
关键词 IDE接口 金属栅 偶极子 堆叠 工程 MOSFET 半导体场效应晶体管 技术节点 high-k dielectrics metal gate interface dipole MOS stack effective work function
  • 相关文献

参考文献39

  • 1Yeo Y C, King T J, Hu C M. Metal-dielectric band aligmnent and its implications for metal gate complementary metal-oxide-semi- conductor technology. J Appl Phys, 2002, 92:7266-7271.
  • 2Houssa M, Pantisano L, Ragnarsson L, et al. Electrical properties of bigh-k gate dielectrics: Challenges, current issues, and possible solutions. Mater Sci Eng R, 2006, 51:37-85.
  • 3Huang A P. Zheng X H, Xiao Z S, et al. Flat band voltage shift in metal-gate/high-k/Si stacks. Chin Phys B, 2011, 20:097303.
  • 4Hirose K, Sakano K, Nohira H, et al. Valence-band offset variation induced by the interface dipole at the SiO2/Si(lll) interface. Phys Rev B, 2001, 64:155325.
  • 5lira A E J, Lee R T P, Samudra G S, et al. Modification of molybdenum gate electrode work function via (La-, Al-induced) dipole effect at high-k SiO2 interface. IEEE Electron Dev Lett, 2008, 29: 848-851.
  • 6De I. Johri D. Srivastava A, et al. Impact of gate workfunction on device performance at tile 50 nm technology node. Solid-State.
  • 7Kirsch P D, Sivasubramani P. Huang J, et al. Dipole model explaining high-k/metal gate field effect transistor threshold voltage tuning. Appl Phys Lett. 2008, 92:092901.
  • 8Park D G. Cho H J, Yeo 1 S, et al. Boron penetration in p+ polyclrystalline-Si/AI203/Si metal-oxide-semiconductor system. Appl Plays Lett, 2000, 77:2207-2209.
  • 9Yang Z C, Huang A P, Zheng X H. et al. Fermi-level pinning at metal/high-k interface influenced by electron state density of metal gate. IEEE Electron Dev Lett, 2010. 31: 1101-1103.
  • 10Misra V, Huicai Z, Lazar H. Electrical properties of Ru-based alloy gate electrodes for dual metal gate Si-CMOS. IEEE Electron Dev Lett, 2002, 23:354-356.

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部