1M.J. Ohletz, "Hybrid Build In Self-Test (HBIST) for mixed analogue", digital integrated circuits, Proe.Eur. Test Conf. , pp. 306- 316, 1991.
2N. Nagi, A. Chatterjee, J. Abraham, "A signature analyzer for analog and mixed-signal circuits", Proc.ICCD, pp. 284 -287, 1994.
3K. Damm, W. Anheier, "HBIST of nonlinear analog building blocks in mixed-signal circuits", int. Mixed Signal Test. Workshop, pp. 791-796, 1993.
4S. Bernard, F. Azais, Y. Bertrand and M. Renovell,"A High Accuracy Triangle-Wave Signal Generator for On-Chip ADC Testing", Proceedings of the Seventh IEEE European Test Workshop; 2002.
5Benoit Provost, Edgar Sanchez-Sinencio, " On-Chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test", IEEE Journal of Solid-State Circuits, pp.263 273, 2003.
6F. Azais, S. Bernard, Y. Bertrand, M. Renovell, "Analog build-in saw-tooth generator for ADC histogram test", Mieroelectronies Journal, pp. 781-789,2002.
7S. Bernard, F. Azais, Y. Bertrand and M. Renovell,"Analog BIST generator for ADC testing", Proceedings of the 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI systems, 2001.
8F. Azais, S. Bernard, Y. Bertrand, M. Renovell, "Implementation of a Linear Histogram BIST for ADCs", Proceedings Design, Automation and Test in Europe, 2001.
9M. Renovell, F. Azais, S. Bernard, Y. Bertrand, "Hardware Resource Minimization for Histogram-Based ADC BIST", Proe. VLSI Test symposium, pp. 247-252, 2000.
