摘要
基于高速多输入多输出(Multi-input Multi-output,MIMO)系统中的空时编码技术,提出了一种能够在现场可编程门阵列(Field Programmable Gate Array,FPGA)上实现空时码编译码器的硬件实现方法,并给出了编译码过程中各步骤的实现过程。采用该方法设计的编译码器具有控制单元简单、模块结构规则,易于FPGA实现,可用于高速场合等特点。仿真分析表明,硬件实现的性能与理论性能接近。
Sections 1, 2 and 3 of the full paper explain the design mentioned in the title, which we believe is new and better than previous ones. Their core consists of： ＂The space-time coding techniques in high-speed Multi-Input Multi-Output （MIMO） systems were researched in this study. Based on the principle of space-time codes by Alam- outiE11 , a new design of space-time encoder and decoder on Field Programmable Gate Array （FPGA） were presented, and the implementation processes of each step of the encoding and decoding process were also given. The encoder and the decoder so designed not only effectively simplifies the control unit and not only has the regular modular structure, but also is easy for FPGA implementation and can be used on high-speed occasions. ＂ Simulation results, presented in Figure 2, and their analysis show preliminarily that the performance of FPGA implementation is very close to that of theoretical model and that our design is indeed better than previous ones.
出处
《西北工业大学学报》
EI
CAS
CSCD
北大核心
2012年第1期17-21,共5页
Journal of Northwestern Polytechnical University
基金
陕西省教育厅专项科研计划(2010JK891)资助
关键词
信道编码
空时码
编码器
译码器
analysis, architecture, arrays, bandwidth, bit error rate, codes （ decoding, delay, design, encoding （symbols）, errors, field p symbols）, communication, control, frequencies, functions, Gaussian noise, models, hardware, information technology, orthogonal frequency division multiplexing, signal processing, signal to noise ratio, simulation, software engineering, stability, transmitters
channel code, space-time codes, decoder
