期刊文献+

基于FPGA的多项式运算器设计 被引量:1

Design of polynomial arithmetic unit based on FPGA
在线阅读 下载PDF
导出
摘要 在级数的基础上,设计一种基于FPGA的多项式运算器。利用该运算器可以在数字系统设计中更好地处理和应用各种函数。首先实现基于FPGA的多项式运算器,利用这个基本单元,进而实现了比较复杂的函数。经过验证,该运算器结构简单,运算实时性和准确性都能很好地满足需要,最后对数据进行了误差分析。 On the basis of the series,a kind of polynomial arithmetic unit based on FPGA is introduced,which can handle and use all sorts of functions better in digital system design.The polynomial arithmetic unit based on FPGA is realized,and the complex function is implemented through the basic unit.The experiment verifies that the unit has simple structure,real-time and accurate operation.The error analysis of the data is performed.
作者 胡圣领
机构地区 中南民族大学
出处 《现代电子技术》 2012年第1期184-186,共3页 Modern Electronics Technique
关键词 多项式 运算器 FPGA 电路设计 polynomial arithmetic unit FPGA circuit design
  • 相关文献

参考文献9

  • 1杨海钢,孙嘉斌,王慰.FPGA器件设计技术发展综述[J].电子与信息学报,2010,32(3):714-727. 被引量:228
  • 2夏宇闻.Verilog数字系统设计[M].北京:北京航空航天大学出版社,2008.
  • 3CHEN Shi-Bin,ZHANG Yi-Men,CHEN Yu-Ming et al.High Energy Phys.and Nucl.Phys.,2001,25(4):365(in Chinese)(陈世彬,张义门,陈雨生等.高能物理与核物理,2001,25(4):365)
  • 4BROWN Stephen, VRANESIC Zvonko. Fundamentals of digital logic with verilog design[M]. 2nd Edition. USA: McGraw-Hill, 2001.
  • 5BROWN S, ROSE J. FPGA and CPLD architectures: a tu- torial [J]. IEEE Design and Test of Computers, 1996, 12 (2) : 42-57.
  • 6BROWN S D, FRANCIS R, ROSE J, et al. Field pro- grammable gate arrays [M]. Netherland: Kluwer Academic Publishers, 1992.
  • 7Xilinx. Virtex-5 user guide [EB/OL]. [2009-06-15]. http://china, xilinx, com.
  • 8Xilinx. Advantages of virtex-5 FPGA 6-input LUT architec ture [EB/OL]. [2007-12-23]. http://china, xilinx, com.
  • 9BISWAS P, BANERJEE S, DUTT N, et al. Performance and energy benefits of instruction set extensions in an FPGA soft core [C]// Proceedings of International Confe- rence on VLSI Design. Hyderabad:[s. n.], 2006: 651-656.

二级参考文献103

  • 1Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 2Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 3Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 4Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 5Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 6Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 7Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 8Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.
  • 9Frohman-Dentchkowsky D. A fully-decoded 2048-bit electrically programmable MOS ROM. IEEE International Solid State Circuits Conference Digest of Technical Papers, Philadelphia, 1971: 80-81.
  • 10Guterman D C and Rimawi L H, et al.. An electrically alterable nonvolatile memory cell using a floating-gate structure. IEEE Transactions on Electron Devices, 1997, 26(4): 576-586.

共引文献236

同被引文献7

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部