期刊文献+

DM6467与DDR2之间的PCB布线及信号完整性分析 被引量:4

The PCB Layout between DM6467 and DDR2 and the Signal Integrity Analysis
在线阅读 下载PDF
导出
摘要 在以DM6467为核心芯片的视频处理系统的PCB制作中,DM6467与DDR2之间的PCB布线及其信号完整性分析占据了重要地位,决定了整个系统成功与否。由于DM6467和DDR2都具有相当高的工作频率,所以他们之间的走线必须满足高速PCB布线规则,还要结合实际系统中的层叠、阻抗等,采取特殊布线方法。对于系统中的端接、串扰、电磁兼容、差分设计等,需要通过仿真软件进行信号完整性分析,然后对其进行修改设计,使其满足系统要求。 In a PCB production of video processing system with its core chip is DM6467,the PCB layout between DM6467 and DDR2 and the signal integrity analysis occupy an important position, they determine the success of the entire system. As the DM6467 and DDR2 has a very high work speed, so the PCB layout between them should be high-speed PCB layout, and combine with the stack and resistance of the actual system, take special method. For the system's termination, crosstalk, electromagnetic compatibility, differential design etc, they need to take the signal integrity analysis with simulation software, and then modify the design to meet system requirements.
作者 胡彪
出处 《自动化技术与应用》 2011年第12期53-56,共4页 Techniques of Automation and Applications
关键词 DM6467 DDR2 PCB布线 信号完整性仿真 DM6467 DDR2 PCB layout signal integrity simulation
  • 相关文献

同被引文献18

  • 1宋杰,何友,唐小明,邱军海.雷达视频回波信号的实时采集、显示与存储系统[J].数据采集与处理,2006,21(1):90-94. 被引量:19
  • 2李玉山,李丽平等译.信号完整性分析[M].北京:电子工业出版社,2005
  • 3Michael Shust, Jeff Cobb. Implementing DDR2 PCB Layout on the TMS320C6454/5 [ R ]. Dallas : Texas Instruments, 2008:5 - 13.
  • 4Wcng Yew Chang, Kye Yak See, Eng Kee Chua. Comprehensive Analysis of the Impact of via Design on High - Speed Signal Integrity[ R]. Singapore:gth Electronics Packaging Technology Conference,2007:262-266.
  • 5IBM Co. IBM 128-bit processor local bus architecture specifi- cations version 4.6 [ S]. USA : IBM Co ,2004.
  • 6IBM Co. On-chip peripheral bus architecture specifications version 2,1 [S]. USA:IBM Co,2001.
  • 7Freescale Semiconductor Inc. MPC7410/MPC7400 RISC mi- croprocessor, user' s manual[ S ]. USA : Freescale ,2002.
  • 8Milrod J, Millet C. Continuous real- time signal processing- comparing tiger SHARC and PowerPC via continuous cFFTs [J]. COTS Journal,2003(12) :47-54.
  • 9Sgandurra R. Digital signal processing application develop- ment : C6000 vs. PowerPC [ M ]. USA : Pentck Inc,2002.
  • 10Feng Ji,Ma Xiaosong. Using shared memory to accelerate map reduce on graphics processing units [ C ]//Proc of IEEE inter- national parallel & distributed processing symposium. Anchor- age : IEEE ,2011:805-816.

引证文献4

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部